74ACT16863DL [TI]
18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS; 具有三态输出的18位总线收发器![74ACT16863DL](http://pdffile.icpdf.com/pdf1/p00086/img/icpdf/74ACT16863_452266_icpdf.jpg)
型号: | 74ACT16863DL |
厂家: | ![]() |
描述: | 18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
文件: | 总6页 (文件大小:110K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
54ACT16863, 74ACT16863
18-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCAS162B – JUNE 1990 – REVISED NOVEMBER 1996
54ACT16863 . . . WD PACKAGE
74ACT16863 . . . DL PACKAGE
(TOP VIEW)
Members of the Texas Instruments
Widebus Family
Inputs Are TTL-Voltage Compatible
3-State Outputs Drive Bus Lines Directly
1OEAB
1B1
1
56 1OEBA
Flow-Through Architecture Optimizes
PCB Layout
2
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1A1
1A2
GND
1A3
1A4
3
1B2
GND
1B3
4
Distributed V
Minimizes High-Speed Switching Noise
and GND Pin Configuration
CC
5
6
1B4
EPIC (Enhanced-Performance Implanted
CMOS) 1-µm Process
7
V
V
CC
CC
8
1B5
1B6
1B7
GND
1B8
1B9
GND
GND
2B1
2B2
GND
2B3
2B4
2B5
1A5
1A6
1A7
GND
1A8
1A9
GND
GND
2A1
2A2
GND
2A3
2A4
2A5
500-mA Typical Latch-Up Immunity at
125°C
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) Packages Using
25-mil Center-to-Center Pin Spacings and
380-mil Fine-Pitch Ceramic Flat (WD)
Packages Using 25-mil Center-to-Center
Pin Spacings
description
The ’ACT16863 are 18-bit noninverting
transceivers designed for asynchronous
communication between data buses. The
control-function implementation minimizes
external timing requirements.
V
V
CC
CC
2B6
2B7
GND
2B8
2B9
2A6
2A7
GND
2A8
2A9
The ’ACT16863 can be used as two 9-bit
transceivers or one 18-bit transceiver. They allow
data transmission from the A bus to the B bus or
fromtheBbustotheAbus, dependingonthelogic
level at the output-enable (OEAB or OEBA)
inputs.
2OEAB
2OEBA
The 74ACT16863 is packaged in TI’s shrink small-outline package (DL), which provides twice the I/O pin count
and functionality of standard small-outline packages in the same printed-circuit-board area.
The 54ACT16863 is characterized for operation over the full military temperature range of –55°C to 125°C. The
74ACT16863 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each 9-bit section)
INPUTS
OPERATION
OEAB
OEBA
H
L
L
H
H
B data to A bus
A data to B bus
Isolation
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
Copyright 1996, Texas Instruments Incorporated
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
54ACT16863, 74ACT16863
18-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCAS162B – JUNE 1990 – REVISED NOVEMBER 1996
†
logic symbol
56
1OEBA
1
EN1
EN2
EN3
EN4
1OEAB
29
2OEBA
28
2OEAB
55
2
1
1
1
1A1
1B1
2
54
1A2
52
3
5
1B2
1B3
1B4
1B5
1B6
1B7
1B8
1B9
2B1
1A3
51
6
1A4
49
8
1A5
48
9
1A6
47
10
12
13
16
1A7
45
1A8
44
1A9
41
3
1
1
2A1
4
40
2A2
38
17
19
20
21
23
24
26
27
2B2
2B3
2B4
2B5
2B6
2B7
2B8
2B9
2A3
37
2A4
36
2A5
34
2A6
33
2A7
31
2A8
30
2A9
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)
56
29
28
1OEBA
2OEBA
2OEAB
1
1OEAB
55
2
41
16
1A1
1B1
2A1
2B1
To Eight Other Channels
To Eight Other Channels
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
54ACT16863, 74ACT16863
18-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCAS162B – JUNE 1990 – REVISED NOVEMBER 1996
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
CC
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V
+ 0.5 V
+ 0.5 V
I
CC
CC
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V
O
Input clamp current, I (V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
IK
I
I
CC
Output clamp current, I
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
OK
O O CC
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous current through V
Maximum package power dissipation at T = 55°C (in still air) (see Note 2): DL package . . . . . . . . . . . 1.4 W
Storage temperature range, T
O
O
CC
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±450 mA
A
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150 C and a board trace length of 750 mils.
recommended operating conditions (see Note 2)
54ACT16863
MIN NOM
74ACT16863
MIN NOM
UNIT
MAX
MAX
V
V
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
IH
IL
High-level input voltage
Low-level input voltage
Input voltage
0.8
0.8
V
0
0
V
V
0
0
V
V
V
I
CC
CC
Output voltage
V
O
CC
CC
I
I
High-level output current
Low-level output current
Input transition rise or fall rate
Operating free-air temperature
–24
24
–24
24
mA
mA
ns/V
°C
OH
OL
∆t/∆v
0
10
0
10
T
–55
125
–40
85
A
NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
54ACT16863, 74ACT16863
18-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCAS162B – JUNE 1990 – REVISED NOVEMBER 1996
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
T
A
= 25°C
54ACT16863
74ACT16863
PARAMETER
TEST CONDITIONS
V
UNIT
CC
MIN
4.4
TYP
MAX
MIN
4.4
MAX
MIN
4.4
5.4
3.8
4.8
MAX
4.5 V
5.5 V
4.5 V
5.5 V
5.5 V
5.5 V
4.5 V
5.5 V
4.5 V
5.5 V
5.5 V
5.5 V
5.5 V
5.5 V
5.5 V
I
I
= –50 µA
OH
5.4
5.4
3.94
4.94
3.7
V
OH
= –24 mA
V
OH
4.7
†
†
I
I
= –50 mA
= –75 mA
3.85
OH
3.85
OH
0.1
0.1
0.1
0.1
0.1
0.1
I
= 50 µA
OL
OL
0.36
0.36
0.5
0.44
0.44
V
OL
I
= 24 mA
V
0.5
†
†
I
I
= 50 mA
1.65
OL
= 75 mA
1.65
±1
OL
I
Control inputs V = V
or GND
or GND
±0.1
±0.5
8
±1
±10
160
µA
µA
µA
I
I
CC
CC
‡
A or B ports
V
= V
±5
I
O
CC
OZ
CC
I
V = V
or GND,
I
O
= 0
80
I
One input at 3.4 V,
Other inputs at V
§
5.5 V
0.9
1
1
mA
∆I
CC
or GND
CC
or GND
C
C
Control inputs V = V
5 V
5 V
4.5
17
pF
pF
i
I
CC
= V or GND
CC
A or B ports
V
io
O
†
‡
§
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
For I/O ports, the parameter I includes the input leakage current.
OZ
This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V
.
CC
switching characteristics over recommended operating free-air temperature range,
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
V
CC
T
A
= 25°C
TYP
7
54ACT16863
74ACT16863
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
ns
MIN
4.1
3.1
3
MAX
9.9
MIN
4.1
3.1
3
MAX
12.1
12.5
11.5
14.7
12.3
11.6
MIN
4.1
3.1
3
MAX
11.1
11.8
10.6
13.6
11.6
11
t
t
t
t
t
t
PLH
PHL
PZH
PZL
PHZ
PLZ
A or B
B or A
A or B
A or B
6.4
10.6
9.6
5.9
ns
OEBA or OEAB
OEBA or OEAB
3.9
5.7
5.4
7.4
12.3
10.6
10
3.9
5.7
5.4
3.9
5.7
5.4
8.2
ns
7.7
operating characteristics, V
= 5 V, T = 25°C
A
CC
PARAMETER
TEST CONDITIONS
= 50 pF, f = 1 MHz
L
TYP
UNIT
C
Power dissipation capacitance per transceiver
Outputs enabled
C
62
pF
pd
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
54ACT16863, 74ACT16863
18-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCAS162B – JUNE 1990 – REVISED NOVEMBER 1996
PARAMETER MEASUREMENT INFORMATION
2 × V
CC
Open
GND
TEST
S1
S1
t
/t
Open
PLH PHL
/t
500 Ω
From Output
Under Test
t
2 × V
CC
GND
PLZ PZL
t
/t
PHZ PZH
C
= 50 pF
L
500 Ω
(see Note A)
LOAD CIRCUIT
Output
Control
(low-level
enabling)
3 V
0 V
1.5 V
1.5 V
t
PZL
3 V
0 V
t
PLZ
Output
Waveform 1
V
Input
CC
1.5 V
1.5 V
50% V
CC
20% V
S1 at 2 × V
(see Note B)
CC
CC
CC
V
V
OL
t
PLH
t
PHZ
t
PHL
t
PZH
Output
Waveform 2
S1 at GND
V
OH
OH
0 V
80% V
50% V
50% V
Output
CC
CC
50% V
CC
V
OL
(see Note B)
VOLTAGE WAVEFORMS
C includes probe and jig capacitance.
L
VOLTAGE WAVEFORMS
NOTES: A.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z = 50 Ω, t = 3 ns, t = 3 ns.
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00230/img/page/74ACT16864DL_1348032_files/74ACT16864DL_1348032_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00230/img/page/74ACT16864DL_1348032_files/74ACT16864DL_1348032_2.jpg)
74ACT16864DL
ACT SERIES, DUAL 9-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-56
ROCHESTER
©2020 ICPDF网 联系我们和版权申明