74AUC2G125DCTRE4 [TI]

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS; 具有三态输出的双总线缓冲器门
74AUC2G125DCTRE4
型号: 74AUC2G125DCTRE4
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
具有三态输出的双总线缓冲器门

总线驱动器 总线收发器 逻辑集成电路 光电二极管 输出元件
文件: 总14页 (文件大小:552K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN74AUC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES532DDECEMBER 2003REVISED AUGUST 2007  
FEATURES  
Available in the Texas Instruments  
NanoFree™ Package  
Low Power Consumption, 10 μA at 1.8 V  
±8-mA Output Drive at 1.8 V  
Optimized for 1.8-V Operation and Is 3.6-V I/O  
Tolerant to Support Mixed-Mode Signal  
Operation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
Ioff Supports Partial-Power-Down Mode  
Operation  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
Sub-1-V Operable  
1000-V Charged-Device Model (C101)  
Max tpd of 1.8 ns at 1.8 V  
DCT PACKAGE  
(TOP VIEW)  
DCU PACKAGE  
(TOP VIEW)  
YZP PACKAGE  
(BOTTOM VIEW)  
2A  
4 5  
GND  
VCC  
1OE  
1
2
3
4
8
7
6
5
VCC  
1OE  
1A  
1
2
8
7
3 6  
1Y  
2Y  
1A  
1A  
2Y  
2OE  
1Y  
2
7
2OE  
VCC  
2OE  
1 8  
1OE  
GND  
2A  
3
4
6
5
2Y  
1Y  
2A  
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
This dual bus buffer gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V  
VCC operation.  
The SN74AUC2G125 features dual line drivers with 3-state outputs. The outputs are disabled when the  
associated output-enable (OE) input is high.  
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the  
package.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
TA  
PACKAGE(1)(2)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(3)  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
Reel of 3000  
SN74AUC2G125YZPR  
_ _ _UM_  
–40°C to 85°C  
SSOP – DCT  
Reel of 3000  
Reel of 3000  
SN74AUC2G125DCTR  
SN74AUC2G125DCUR  
U25_ _ _  
U25_  
VSSOP – DCU  
(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.  
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
website at www.ti.com.  
(3) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoFree is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
SN74AUC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES532DDECEMBER 2003REVISED AUGUST 2007  
DESCRIPTION/ORDERING INFORMATION (CONTINUED)  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
For more information about AUC Little Logic devices, please refer to the TI application report, Applications of  
Texas Instruments AUC Sub-1-V Little Logic Devices, literature number SCEA027.  
FUNCTION TABLE  
(EACH BUFFER)  
INPUTS  
OUTPUT  
Y
OE  
L
A
H
L
H
L
L
H
X
Z
LOGIC DIAGRAM (POSITIVE LOGIC)  
1
1OE  
1A  
2
6
3
1Y  
2Y  
7
5
2OE  
2A  
2
Submit Documentation Feedback  
SN74AUC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES532DDECEMBER 2003REVISED AUGUST 2007  
Absolute Maximum Ratings(1)  
over operating free-air temperature range (unless otherwise noted)  
MIN  
–0.5  
–0.5  
–0.5  
MAX  
3.6  
UNIT  
V
VCC  
VI  
Supply voltage range  
Input voltage range(2)  
Voltage range applied to any output in the high-impedance or power-off state(2)  
Output voltage range(2)  
3.6  
V
VO  
VO  
IIK  
3.6  
V
–0.5 VCC + 0.5  
V
Input clamp current  
VI < 0  
–50  
–50  
±20  
mA  
mA  
mA  
mA  
IOK  
IO  
Output clamp current  
VO < 0  
Continuous output current  
Continuous current through VCC or GND  
±100  
220  
227  
102  
DCT package  
DCU package  
YZP package  
θJA  
Package thermal impedance(3)  
°C/W  
°C  
Tstg  
Storage temperature range  
–65  
150  
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating  
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
(3) The package thermal impedance is calculated in accordance with JESD 51-7.  
Recommended Operating Conditions(1)  
MIN  
0.8  
MAX UNIT  
VCC  
Supply voltage  
2.7  
V
VCC = 0.8 V  
VCC  
VIH  
High-level input voltage  
VCC = 1.1 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 0.8 V  
0.65 × VCC  
1.7  
V
0
VIL  
Low-level input voltage  
VCC = 1.1 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
0.35 × VCC  
V
0.7  
3.6  
VCC  
3.6  
–0.7  
–3  
–5  
–8  
–9  
0.7  
3
VI  
Input voltage  
0
0
0
V
V
Active state  
VO  
Output voltage  
3-state  
VCC = 0.8 V  
VCC = 1.1 V  
IOH  
High-level output current  
Low-level output current  
VCC = 1.4 V  
mA  
mA  
VCC = 1.65 V  
VCC = 2.3 V  
VCC = 0.8 V  
VCC = 1.1 V  
IOL  
VCC = 1.4 V  
5
VCC = 1.65 V  
8
VCC = 2.3 V  
9
VCC = 0.8 V to 1.65 V(2)  
VCC = 1.65 V to 1.95 V(3)  
VCC = 2.3 V to 2.7 V(3)  
20  
20  
15  
85  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
ns/V  
TA  
–40  
°C  
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
(2) The data was taken at CL = 15 pF, RL = 2 k(see Figure 1).  
(3) The data was taken at CL = 30 pF, RL = 500 (see Figure 1).  
3
Submit Documentation Feedback  
SN74AUC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES532DDECEMBER 2003REVISED AUGUST 2007  
Electrical Characteristics  
over recommended operating free-air temperature range (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
VCC  
0.8 V to 2.7 V  
0.8 V  
MIN TYP(1)  
VCC – 0.1  
MAX UNIT  
IOH = –100 μA  
IOH = –0.7 mA  
IOH = –3 mA  
IOH = –5 mA  
IOH = –8 mA  
IOH = –9 mA  
IOL = 100 μA  
IOL = 0.7 mA  
IOL = 3 mA  
0.55  
1.1 V  
0.8  
1
VOH  
V
1.4 V  
1.65 V  
2.3 V  
1.2  
1.8  
0.8 V to 2.7 V  
0.8 V  
0.2  
0.25  
1.1 V  
0.3  
V
VOL  
IOL = 5 mA  
1.4 V  
0.4  
IOL = 8 mA  
1.65 V  
2.3 V  
0.45  
0.6  
IOL = 9 mA  
II  
A or OE inputs  
VI = VCC or GND  
VI or VO = 2.7 V  
VO = VCC or GND  
VI = VCC or GND,  
VI = VCC or GND  
VO = VCC or GND  
0 to 2.7 V  
0
±5  
±10  
±10  
10  
μA  
μA  
μA  
μA  
pF  
pF  
Ioff  
IOZ  
ICC  
Ci  
2.7 V  
IO = 0  
0.8 V to 2.7 V  
2.5 V  
2.5  
5.5  
Co  
2.5 V  
(1) All typical values are at TA = 25°C.  
Switching Characteristics  
over recommended operating free-air temperature range, CL = 15 pF (unless otherwise noted) (see Figure 1)  
VCC = 1.2 V VCC = 1.5 V  
± 0.1 V ± 0.1 V  
VCC = 1.8 V  
± 0.15 V  
VCC = 2.5 V  
± 0.2 V  
VCC = 0.8 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
TYP  
5.1  
5.9  
6.6  
MIN MAX MIN MAX MIN TYP MAX MIN MAX  
tpd  
ten  
tdis  
A
Y
Y
Y
1
1.1  
2
3.6  
4.1  
4.8  
0.7  
1
2.3  
2.6  
3.5  
0.6  
0.9  
1.8  
1
1.3  
2.6  
1.8  
2
0.5  
0.8  
1.4  
1.3  
1.5  
2.9  
ns  
ns  
ns  
OE  
OE  
1.5  
3.7  
Switching Characteristics  
over recommended operating free-air temperature range, CL = 30 pF (unless otherwise noted) (see Figure 1)  
VCC = 1.8 V  
± 0.15 V  
VCC = 2.5 V  
± 0.2 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN  
TYP  
1.6  
1.7  
2.3  
MAX  
2.6  
MIN  
0.7  
0.9  
0.8  
MAX  
tpd  
ten  
tdis  
A
Y
Y
Y
0.8  
1.1  
1.7  
1.8  
2.2  
2
ns  
ns  
ns  
OE  
OE  
2.9  
3.6  
4
Submit Documentation Feedback  
SN74AUC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES532DDECEMBER 2003REVISED AUGUST 2007  
Operating Characteristics  
TA = 25°C  
VCC = 0.8 V  
TYP  
VCC = 1.2 V  
TYP  
VCC = 1.5 V  
TYP  
VCC = 1.8 V  
TYP  
VCC = 2.5 V  
TYP  
TEST  
CONDITIONS  
PARAMETER  
UNIT  
Power dissipation  
capacitance  
Cpd  
f = 10 MHz  
16  
16  
16  
17  
18  
pF  
5
Submit Documentation Feedback  
SN74AUC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES532DDECEMBER 2003REVISED AUGUST 2007  
PARAMETER MEASUREMENT INFORMATION  
TEST  
tPLH/tPHL  
tPLZ/tPZL  
tPHZ/tPZH  
S1  
Open  
2 × VCC  
GND  
2 × VCC  
Open  
GND  
S1  
RL  
From Output  
Under Test  
CL  
V
RL  
VCC  
CL  
(see Note A)  
D
RL  
0.8 V  
2 kW  
2 kW  
2 kW  
2 kW  
2 kW  
1 kW  
500 W  
0.1 V  
0.1 V  
15 pF  
15 pF  
15 pF  
15 pF  
15 pF  
30 pF  
30 pF  
1.2 V ± 0.1 V  
1.5 V ± 0.1 V  
1.8 V ± 0.15 V  
2.5 V ± 0.2 V  
1.8 V ± 0.15 V  
2.5 V ± 0.2 V  
0.1 V  
LOAD CIRCUIT  
0.15 V  
0.15 V  
0.15 V  
0.15 V  
VCC  
0 V  
Timing Input  
VCC/2  
tW  
tsu  
th  
VCC  
VCC  
Input  
VCC/2  
VCC/2  
Data Input  
VCC/2  
VCC/2  
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
VCC  
0 V  
VCC  
0 V  
Output  
Control  
VCC/2  
VCC/2  
Input  
VCC/2  
VCC/2  
tPZL  
tPLZ  
tPLH  
tPHL  
VCC/2  
Output  
Waveform 1  
S1 at 2 × VCC  
(see Note B)  
VOH  
VOL  
VCC  
VOL  
VCC/2  
VCC/2  
Output  
Output  
VOL + V  
D
tPHL  
tPLH  
tPZH  
tPHZ  
VOH  
VOL  
Output  
Waveform 2  
S1 at GND  
VOH  
VOH – V  
D
VCC/2  
VCC/2  
VCC/2  
»0 V  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. CL includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 MHz, ZO = 50 W,  
slew rate ³ 1 V/ns.  
D. The outputs are measured one at a time, with one transition per measurement.  
E. tPLZ and tPHZ are the same as tdis.  
F. tPZL and tPZH are the same as ten.  
G. tPLH and tPHL are the same as tpd.  
Figure 1. Load Circuit and Voltage Waveforms  
6
Submit Documentation Feedback  
PACKAGE OPTION ADDENDUM  
www.ti.com  
22-Jul-2008  
PACKAGING INFORMATION  
Orderable Device  
74AUC2G125DCTRE4  
74AUC2G125DCURE4  
74AUC2G125DCURG4  
SN74AUC2G125DCTR  
SN74AUC2G125DCUR  
SN74AUC2G125YZPR  
Status (1)  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
SM8  
DCT  
8
8
8
8
8
8
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
US8  
US8  
DCU  
DCU  
DCT  
DCU  
YZP  
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SM8  
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
US8  
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
DSBGA  
3000 Green (RoHS &  
no Sb/Br)  
SNAGCU  
Level-1-260C-UNLIM  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
5-Aug-2009  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
SN74AUC2G125DCUR  
US8  
DCU  
YZP  
8
8
3000  
3000  
180.0  
180.0  
9.2  
8.4  
2.25  
1.02  
3.35  
2.02  
1.05  
0.63  
4.0  
4.0  
8.0  
8.0  
Q3  
Q1  
SN74AUC2G125YZPR DSBGA  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
5-Aug-2009  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SPQ  
Length (mm) Width (mm) Height (mm)  
SN74AUC2G125DCUR  
SN74AUC2G125YZPR  
US8  
DCU  
YZP  
8
8
3000  
3000  
202.0  
220.0  
201.0  
220.0  
28.0  
34.0  
DSBGA  
Pack Materials-Page 2  
MECHANICAL DATA  
MPDS049B – MAY 1999 – REVISED OCTOBER 2002  
DCT (R-PDSO-G8)  
PLASTIC SMALL-OUTLINE PACKAGE  
0,30  
0,15  
M
0,13  
0,65  
8
5
0,15 NOM  
2,90  
2,70  
4,25  
3,75  
Gage Plane  
PIN 1  
INDEX AREA  
0,25  
1
4
0° – 8°  
0,60  
0,20  
3,15  
2,75  
1,30 MAX  
Seating Plane  
0,10  
0,10  
0,00  
4188781/C 09/02  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion  
D. Falls within JEDEC MO-187 variation DA.  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,  
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are  
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard  
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where  
mandated by government requirements, testing of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,  
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information  
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a  
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual  
property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied  
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive  
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional  
restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all  
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not  
responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably  
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing  
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and  
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products  
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be  
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in  
such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at  
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are  
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated  
products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
www.ti.com/audio  
Data Converters  
DLP® Products  
Automotive  
www.ti.com/automotive  
www.ti.com/communications  
Communications and  
Telecom  
DSP  
dsp.ti.com  
Computers and  
Peripherals  
www.ti.com/computers  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
Consumer Electronics  
Energy  
www.ti.com/consumer-apps  
www.ti.com/energy  
Logic  
Industrial  
www.ti.com/industrial  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Medical  
www.ti.com/medical  
microcontroller.ti.com  
www.ti-rfid.com  
Security  
www.ti.com/security  
Space, Avionics &  
Defense  
www.ti.com/space-avionics-defense  
RF/IF and ZigBee® Solutions www.ti.com/lprf  
Video and Imaging  
Wireless  
www.ti.com/video  
www.ti.com/wireless-apps  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2010, Texas Instruments Incorporated  

相关型号:

74AUC2G125DCURE4

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
TI

74AUC2G125DCURG4

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
TI

74AUC2G126DCTRE4

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
TI

74AUC2G126DCURE4

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
TI

74AUC2G126DCURG4

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
TI

74AUC2G240DCTRE4

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74AUC2G240DCTRG4

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74AUC2G240DCURE4

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74AUC2G240DCURG4

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74AUC2G241DCTRE4

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74AUC2G241DCTRG4

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74AUC2G241DCURE4

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI