74LVCZ16240ADGGRE4 [TI]

LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48;
74LVCZ16240ADGGRE4
型号: 74LVCZ16240ADGGRE4
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48

驱动 光电二极管 输出元件 逻辑集成电路
文件: 总11页 (文件大小:460K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN74LVCZ16240A  
16-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCES276D – JUNE 1999 – REVISED AUGUST 2002  
DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
Operates From 2.7 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
2OE  
1
2
3
4
5
6
7
8
9
48  
47 1A1  
46 1A2  
45 GND  
44 1A3  
43 1A4  
Max t of 4.2 ns at 3.3 V  
pd  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
V
42  
V
CC  
CC  
2Y1  
2Y2  
41 2A1  
40 2A2  
39 GND  
38 2A3  
37 2A4  
36 3A1  
35 3A2  
34 GND  
33 3A3  
32 3A4  
3.3-V V  
)
CC  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
GND 10  
2Y3 11  
2Y4 12  
3Y1 13  
3Y2 14  
GND 15  
3Y3 16  
3Y4 17  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 1000-V Charged-Device Model (C101)  
description/ordering information  
This 16-bit buffer/driver is designed for 2.7-V to  
V
18  
31  
V
3.6-V V  
operation.  
CC  
CC  
CC  
4Y1 19  
4Y2 20  
GND 21  
4Y3 22  
4Y4 23  
4OE 24  
30 4A1  
29 4A2  
28 GND  
27 4A3  
26 4A4  
25 3OE  
The SN74LVCZ16240A is designed specifically to  
improve both the performance and density of  
3-state memory address drivers, clock drivers,  
and bus-oriented receivers and transmitters.  
The device can be used as four 4-bit buffers, two  
8-bit buffers, or one 16-bit buffer. This device  
provides inverting outputs.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
During power up or power down when V  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
is between 0 and 1.5 V, the device is in the high-impedance state.  
CC  
through a pullup resistor;  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVCZ16240ADL  
SSOP – DL  
LVCZ16240A  
Tape and reel  
SN74LVCZ16240ADLR  
SN74LVCZ16240ADGGR  
SN74LVCZ16240ADGVR  
–40°C to 85°C  
TSSOP – DGG Tape and reel  
TVSOP – DGV Tape and reel  
LVCZ16240A  
CW240A  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
Copyright 2002, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN74LVCZ16240A  
16-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCES276D JUNE 1999 REVISED AUGUST 2002  
description/ordering information (continued)  
This device is fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the device when it is powered down  
(V = 0 V). The power-up 3-state circuitry places the outputs in the high-impedance state during power up and  
CC  
power down, which prevents driver conflict.  
FUNCTION TABLE  
(each 4-bit buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
L
H
Z
H
X
logic diagram (positive logic)  
1
25  
1OE  
3OE  
3A1  
47  
2
3
5
6
36  
35  
33  
32  
13  
14  
16  
17  
1A1  
1Y1  
1Y2  
1Y3  
1Y4  
3Y1  
3Y2  
3Y3  
3Y4  
46  
1A2  
3A2  
3A3  
3A4  
44  
1A3  
43  
1A4  
48  
24  
30  
2OE  
4OE  
4A1  
41  
8
9
19  
20  
22  
23  
2A1  
2Y1  
2Y2  
2Y3  
2Y4  
4Y1  
4Y2  
4Y3  
4Y4  
40  
29  
27  
26  
2A2  
4A2  
4A3  
4A4  
38  
11  
12  
2A3  
37  
2A4  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN74LVCZ16240A  
16-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCES276D JUNE 1999 REVISED AUGUST 2002  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V  
I
Voltage range applied to any output in the high-impedance or power-off state, V  
O
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V  
Voltage range applied to any output in the high or low state, V  
O
(see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to V  
+ 0.5 V  
CC  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
Continuous output current, I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA  
Package thermal impedance, θ (see Note 3): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W  
IK  
I
Output clamp current, I  
OK  
O
O
Continuous current through each V  
CC  
JA  
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W  
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C  
stg  
Stresses beyond those listed under absolute maximum ratingsmay cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditionsis not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The value of V is provided in the recommended operating conditions table.  
CC  
3. The package thermal impedance is calculated in accordance with JESD 51-7.  
recommended operating conditions (see Note 4)  
MIN  
2.7  
2
MAX  
UNIT  
V
V
V
V
Supply voltage  
3.6  
V
V
V
V
CC  
IH  
IL  
I
High-level input voltage  
Low-level input voltage  
Input voltage  
V
V
= 2.7 V to 3.6 V  
= 2.7 V to 3.6 V  
CC  
0.8  
5.5  
CC  
0
0
0
High or low state  
3-state  
V
CC  
5.5  
V
O
Output voltage  
V
V
CC  
V
CC  
V
CC  
V
CC  
= 2.7 V  
= 3 V  
12  
24  
12  
I
I
High-level output current  
mA  
OH  
= 2.7 V  
= 3 V  
Low-level output current  
mA  
OL  
24  
t/v  
t/V  
Input transition rise or fall rate  
10  
ns/V  
Power-up ramp rate  
150  
µs/V  
°C  
CC  
T
A
Operating free-air temperature  
40  
85  
NOTE 4: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN74LVCZ16240A  
16-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCES276D JUNE 1999 REVISED AUGUST 2002  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
TYP  
PARAMETER  
TEST CONDITIONS  
MIN  
V 0.2  
CC  
MAX  
UNIT  
V
CC  
I
I
= 100 µA  
= 12 mA  
2.7 V to 3.6 V  
2.7 V  
OH  
2.2  
2.4  
2.2  
V
V
OH  
OL  
OH  
3 V  
I
I
I
I
= 24 mA  
= 100 µA  
= 12 mA  
= 24 mA  
3 V  
OH  
OL  
OL  
OL  
2.7 V to 3.6 V  
2.7 V  
0.2  
0.4  
0.55  
±5  
V
V
3 V  
I
I
I
I
I
V = 0 to 5.5 V  
3.6 V  
µA  
µA  
µA  
µA  
µA  
I
I
V or V = 5.5 V  
0
±5  
off  
I
O
V
V
V
= 0 to 5.5 V  
3.6 V  
±5  
O
O
O
OZ  
= 0.5 V to 2.5 V,  
= 0.5 V to 2.5 V,  
OE = dont care  
OE = dont care  
0 to 1.5 V  
1.5 V to 0  
±5  
OZPU  
OZPD  
±5  
V = V  
or GND  
100  
100  
100  
I
CC  
I
I
= 0  
3.6 V  
µA  
CC  
O
3.6 V V 5.5 V  
I
I  
CC  
One input at V  
CC  
0.6 V, Other inputs at V  
CC  
or GND  
2.7 V to 3.6 V  
3.3 V  
µA  
pF  
pF  
C
C
V = V  
or GND  
4.5  
6
i
I
CC  
= V  
V
O
or GND  
3.3 V  
o
CC  
= 3.3 V, T = 25°C.  
All typical values are at V  
CC  
This applies in the disabled state only.  
A
switching characteristics over recommended operating free-air temperature range, C = 50 pF  
L
(unless otherwise noted) (see Figure 1)  
V
= 3.3 V  
CC  
± 0.3 V  
V
= 2.7 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
CC  
PARAMETER  
UNIT  
MIN  
1
MAX  
4.5  
5
MIN  
1
MAX  
4.2  
t
A
Y
Y
Y
ns  
ns  
ns  
pd  
t
en  
1.5  
1.5  
1.5  
1.5  
4.7  
OE  
OE  
t
6.2  
5.9  
dis  
switching characteristics over recommended operating free-air temperature range, C = 30 pF  
L
(unless otherwise noted) (see Figure 1)  
V
= 3.3 V  
CC  
± 0.3 V  
V
= 2.7 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
CC  
PARAMETER  
UNIT  
MIN  
MAX  
MIN  
MAX  
t
t
t
A
Y
Y
Y
1
4.4  
1
4.1  
ns  
ns  
ns  
pd  
en  
dis  
1
4.8  
5.9  
1
4.5  
5.6  
OE  
OE  
1.4  
1.4  
operating characteristics, T = 25°C  
A
V
CC  
= 3.3 V  
TEST  
CONDITIONS  
PARAMETER  
UNIT  
TYP  
Outputs enabled  
Outputs disabled  
31  
C
Power dissipation capacitance per buffer/driver  
f = 10 MHz  
pF  
pd  
3.5  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN74LVCZ16240A  
16-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCES276D JUNE 1999 REVISED AUGUST 2002  
PARAMETER MEASUREMENT INFORMATION  
V
= 2.7 V AND 3.3 V ± 0.3 V  
CC  
2 × V  
CC  
Open  
S1  
500 Ω  
From Output  
Under Test  
TEST  
S1  
GND  
t
Open  
pd  
/t  
C
= 30 pF or 50 pF  
t
2 × V  
CC  
GND  
L
PLZ PZL  
500 Ω  
(see Note A)  
t
/t  
PHZ PZH  
LOAD CIRCUIT  
t
w
V
CC  
V
CC  
V
CC  
/2  
V
CC  
/2  
Input  
Timing  
Input  
V
/2  
CC  
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
t
t
h
su  
V
CC  
Output  
Control  
(low-level  
enabling)  
Data  
Input  
V
CC  
V
/2  
V
CC  
/2  
CC  
V
CC  
/2  
V
CC  
/2  
0 V  
0 V  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
t
t
PLZ  
PZL  
Output  
Waveform 1  
V
CC  
V
CC  
V
CC  
/2  
Input  
V
CC  
/2  
V
CC  
/2  
S1 at 2 × V  
(see Note B)  
V
+ 0.3 V  
OL  
CC  
V
0 V  
OL  
t
t
PHZ  
PZH  
t
t
PLH  
PHL  
Output  
Waveform 2  
S1 at GND  
V
OH  
V
V
OH  
V
OH  
0.3 V  
V
CC  
/2  
Output  
V
CC  
/2  
V
CC  
/2  
0 V  
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
NOTES: A.  
C
includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2 ns, t 2 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
are the same as t  
are the same as t  
.
.
.
PLZ  
PZL  
PLH  
PHZ  
PZH  
PHL  
dis  
en  
pd  
H. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
10-Jun-2014  
PACKAGING INFORMATION  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan  
Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(6)  
(3)  
(4/5)  
SN74LVCZ16240ADGGR  
ACTIVE  
TSSOP  
DGG  
48  
2000  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
-40 to 85  
LVCZ16240A  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.  
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation  
of the previous line and the two combined represent the entire Device Marking for that device.  
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish  
value exceeds the maximum column width.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
10-Jun-2014  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
14-Jul-2012  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
SN74LVCZ16240ADGGR TSSOP  
DGG  
48  
2000  
330.0  
24.4  
8.6  
15.8  
1.8  
12.0  
24.0  
Q1  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
14-Jul-2012  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
TSSOP DGG 48  
SPQ  
Length (mm) Width (mm) Height (mm)  
367.0 367.0 45.0  
SN74LVCZ16240ADGGR  
2000  
Pack Materials-Page 2  
MECHANICAL DATA  
MTSS003D – JANUARY 1995 – REVISED JANUARY 1998  
DGG (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0,27  
0,17  
M
0,08  
0,50  
48  
25  
6,20  
6,00  
8,30  
7,90  
0,15 NOM  
Gage Plane  
0,25  
1
24  
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
48  
56  
64  
DIM  
A MAX  
12,60  
12,40  
14,10  
13,90  
17,10  
16,90  
A MIN  
4040078/F 12/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest  
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale  
supplied at the time of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of  
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.  
Products  
Applications  
Audio  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
Medical  
Logic  
Security  
www.ti.com/security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense  
Video and Imaging  
www.ti.com/space-avionics-defense  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/omap  
OMAP Applications Processors  
Wireless Connectivity  
TI E2E Community  
e2e.ti.com  
www.ti.com/wirelessconnectivity  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2014, Texas Instruments Incorporated  

相关型号:

74LVCZ16244ADGGRE4

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74LVCZ16244ADGGRG4

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74LVCZ16244ADGVRE4

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74LVCZ16244ADGVRG4

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74LVCZ16244ADLRG4

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI

74LVCZ16245ADGGRE4

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
TI

74LVCZ16245ADGVRE4

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
TI

74LVC_LVCH16245A

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
ICSI

74LVQ00

Low Voltage Quad 2-Input NAND Gate
FAIRCHILD

74LVQ00

QUAD 2-INPUT NAND GATE
STMICROELECTR

74LVQ00M

QUAD 2-INPUT NAND GATE
STMICROELECTR

74LVQ00MTR

LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE
STMICROELECTR