74LVTH162373ZQLR [TI]

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS; 3.3 -V ABT 16位透明D类锁存器三态输出
74LVTH162373ZQLR
型号: 74LVTH162373ZQLR
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
3.3 -V ABT 16位透明D类锁存器三态输出

总线驱动器 总线收发器 锁存器 逻辑集成电路 输出元件 信息通信管理
文件: 总16页 (文件大小:507K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN54LVTH162373, SN74LVTH162373  
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS261MJULY 1993REVISED DECEMBER 2006  
FEATURES  
SN54LVTH162373 . . . WD PACKAGE  
Members of the Texas Instruments Widebus™  
Family  
SN74LVTH162373 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Output Ports Have Equivalent 22-Series  
Resistors, So No External Resistors Are  
Required  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
VCC  
1LE  
1D1  
1D2  
GND  
1D3  
1D4  
VCC  
2
3
Support Mixed-Mode Signal Operation (5-V  
4
Input and Output Voltages With 3.3-V VCC  
)
5
Support Unregulated Battery Operation Down  
to 2.7 V  
6
7
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 3.3 V, TA = 25°C  
8
1Q5  
1Q6  
GND  
1Q7  
1Q8  
2Q1  
2Q2  
GND  
2Q3  
2Q4  
VCC  
1D5  
1D6  
GND  
1D7  
1D8  
2D1  
2D2  
GND  
2D3  
2D4  
VCC  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Ioff and Power-Up 3-State Support Hot  
Insertion  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
Flow-Through Architecture Optimizes PCB  
Layout  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
2Q5  
2Q6  
GND  
2Q7  
2Q8  
2OE  
2D5  
2D6  
GND  
2D7  
2D8  
2LE  
ESD Protection Exceeds JESD 22  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
DESCRIPTION/ORDERING INFORMATION  
The 'LVTH162373 devices are16-bit transparent D-type latches with 3-state outputs designed for low-voltage  
(3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These  
devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and  
working registers.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVTH162373DL  
TOP-SIDE MARKING  
Tube of 25  
74LVTH162373DLG4  
SSOP – DL  
LVTH162373  
SN74LVTH162373DLR  
74LVTH162373DLRG4  
SN74LVTH162373DGGR  
74LVTH162373DGGRE4  
SN74LVTH162373KR  
Reel of 1000  
Reel of 2000  
–40°C to 85°C  
–55°C to 125°C  
TSSOP – DGG  
VFBGA – GQL  
LVTH162373  
Reel of 1000  
Tube  
LL2373  
VFBGA – ZQL  
(Pb-free)  
74LVTH162373ZQLR  
SNJ54LVTH162373WD  
CFP – WD  
SNJ54LVTH162373WD  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1993–2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
SN54LVTH162373, SN74LVTH162373  
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS261MJULY 1993REVISED DECEMBER 2006  
DESCRIPTION/ORDERING INFORMATION (CONTINUED)  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or  
low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines  
without interface or pullup components.  
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
The outputs, which are designed to source or sink up to 12 mA, include equivalent 22-series resistors to  
reduce overshoot and undershoot.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown  
resistors with the bus-hold circuitry is not recommended.  
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the  
Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the  
D inputs.  
TERMINAL ASSIGNMENTS(1)  
GQL OR ZQL PACKAGE  
1
2
3
4
5
6
(TOP VIEW)  
A
B
C
D
E
F
1OE  
1Q2  
1Q4  
1Q6  
1Q8  
2Q1  
2Q3  
2Q5  
2Q7  
2OE  
NC  
NC  
NC  
NC  
1LE  
1D2  
1D4  
1D6  
1D8  
2D1  
2D3  
2D5  
2D7  
2LE  
1
2
3
4
5
6
1Q1  
1Q3  
1Q5  
1Q7  
2Q2  
2Q4  
2Q6  
2Q8  
NC  
GND  
VCC  
GND  
GND  
VCC  
GND  
1D1  
1D3  
1D5  
1D7  
2D2  
2D4  
2D6  
2D8  
NC  
A
B
C
D
G
H
J
GND  
VCC  
GND  
NC  
GND  
VCC  
GND  
NC  
E
F
G
H
J
K
K
(1) NC - No internal connection  
FUNCTION TABLE  
(each 8-bit section)  
INPUTS  
OUTPUT  
Q
OE  
L
LE  
H
H
L
D
H
L
H
L
L
L
X
X
Q0  
Z
H
X
2
Submit Documentation Feedback  
SN54LVTH162373, SN74LVTH162373  
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS261MJULY 1993REVISED DECEMBER 2006  
LOGIC DIAGRAM (POSITIVE LOGIC)  
1
24  
2OE  
2LE  
1OE  
25  
48  
1LE  
C1  
1D  
C1  
1D  
2
13  
2Q1  
1Q1  
47  
36  
2D1  
1D1  
To Seven Other Channels  
To Seven Other Channels  
Pin numbers shown are for the DGG, DL, and WD packages.  
Absolute Maximum Ratings(1)  
over recommended operating free-air temperature range (unless otherwise noted)  
MIN  
–0.5  
–0.5  
–0.5  
MAX  
4.6  
7
UNIT  
V
VCC  
VI  
Supply voltage range  
Input voltage range(2)  
Voltage range applied to any output in the high-impedance or power-off state(2)  
Voltage range applied to any output in the high state(2)  
Current into any output in the low state  
V
VO  
VO  
IO  
7
V
–0.5 VCC + 0.5  
V
30  
30  
mA  
mA  
mA  
mA  
IO  
Current into any output in the high state(3)  
IIK  
Input clamp current  
Output clamp current  
VI < 0  
–50  
–50  
70  
IOK  
VO < 0  
DGG package  
DL package  
GQL/ZQL package  
θJA  
Package thermal impedance(4)  
63  
°C/W  
°C  
42  
Tstg  
Storage temperature range  
–65  
150  
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating  
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
(3) This current flows only when the output is in the high state and VO > VCC  
.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.  
Recommended Operating Conditions(1)  
SN54LVTH162373  
SN74LVTH162373  
UNIT  
MIN  
2.7  
2
MAX  
MIN  
2.7  
2
MAX  
VCC  
VIH  
Supply voltage range  
3.6  
3.6  
V
V
High-level input voltage  
Low-level input voltage  
VIL  
0.8  
5.5  
–12  
12  
0.8  
5.5  
–12  
12  
V
VI  
Input voltage  
V
IOH  
High-level output current  
Low-level output current  
Input transition rise or fall rate Outputs enabled  
Power-up ramp rate  
mA  
mA  
ns/V  
µs/V  
°C  
IOL  
t/v  
t/VCC  
TA  
10  
10  
200  
–55  
200  
–40  
Operating free-air temperature  
125  
85  
(1) All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
3
Submit Documentation Feedback  
SN54LVTH162373, SN74LVTH162373  
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS261MJULY 1993REVISED DECEMBER 2006  
Electrical Characteristics  
over operating free-air temperature range (unless otherwise noted)  
SN54LVTH162373  
SN74LVTH162373  
PARAMETER  
TEST CONDITIONS  
UNIT  
MIN TYP(1)  
MAX  
MIN TYP(1)  
MAX  
VIK  
VCC = 2.7 V,  
VCC = 3 V,  
VCC = 3 V,  
II = –18 mA  
IOH = –12 mA  
IOL = 12 mA  
–1.2  
–1.2  
V
V
V
VOH  
VOL  
2
2
0.8  
10  
±1  
1
0.8  
10  
VCC = 0 or 3.6 V,  
VI = 5.5 V  
Control inputs VCC = 3.6 V,  
VI = VCC or GND  
VI = VCC  
±1  
II  
µA  
1
Data inputs  
VCC = 3.6 V  
VCC = 0,  
VI = 0  
–5  
–5  
Ioff  
VI or VO = 0 to 4.5 V  
VI = 0.8 V  
±100  
µA  
µA  
75  
75  
VCC = 3 V  
VI = 2 V  
–75  
–75  
II(hold)  
Data inputs  
500  
–750  
VCC = 3.6 V(2)  
,
VI = 0 to 3.6 V  
IOZH  
IOZL  
VCC = 3.6 V,  
VCC = 3.6 V,  
VO = 3 V  
5
5
µA  
µA  
VO = 0.5 V  
–5  
–5  
VCC = 0 to 1.5 V, VO = 0.5 V to 3 V,  
OE = don't care  
IOZPU  
IOZPD  
±100(3)  
±100(3)  
±100  
±100  
µA  
µA  
VCC = 1.5 V to 0, VO = 0.5 V to 3 V,  
OE = don't care  
Outputs high  
0.19  
5
0.19  
5
VCC = 3.6 V,  
IO = 0,  
ICC  
Outputs low  
mA  
VI = VCC or GND  
Outputs disabled  
0.19  
0.19  
VCC = 3 V to 3.6 V, One input at VCC – 0.6 V,  
Other inputs at VCC or GND  
(4)  
ICC  
0.2  
0.2  
mA  
Ci  
VI = 3 V or 0  
VO = 3 V or 0  
3
9
3
9
pF  
pF  
Co  
(1) All typical values are at VCC = 3.3 V, TA = 25°C.  
(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to  
another.  
(3) On products compliant to MIL-PRF-38535, this parameter is not production tested.  
(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.  
Timing Requirements  
over operating free-air temperature range (unless otherwise noted) (see Figure 1)  
SN54LVTH162373  
VCC = 3.3 V  
±0.3 V  
MIN  
SN74LVTH162373  
VCC = 3.3 V  
±0.3 V  
MIN  
VCC = 2.7 V  
VCC = 2.7 V  
UNIT  
MAX  
MIN  
3
MAX  
MAX  
MIN  
3
MAX  
tw  
tsu  
th  
Pulse duration, LE high  
Setup time, data before LE↓  
Hold time, data after LE↓  
3
1.3  
1
3
1
1
ns  
ns  
ns  
0.6  
1.1  
0.6  
1.1  
4
Submit Documentation Feedback  
SN54LVTH162373, SN74LVTH162373  
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS261MJULY 1993REVISED DECEMBER 2006  
Switching Characteristics  
over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)  
SN54LVTH162373  
SN74LVTH162373  
FROM  
(INPUT)  
TO  
(OUTPUT)  
VCC = 3.3 V  
±0.3 V  
VCC = 3.3 V  
±0.3 V  
PARAMETER  
VCC = 2.7 V  
VCC = 2.7 V  
UNIT  
MIN MAX  
MIN MAX  
MIN TYP(1) MAX  
MIN MAX  
tPLH  
tPHL  
1.8  
1.8  
2.1  
2.1  
1.7  
1.7  
2.3  
1
5
4.4  
5.4  
4.9  
5.6  
5.3  
6.3  
7.4  
5.7  
4.8  
6.2  
4.7  
7
1.9  
1.9  
2.2  
2.2  
1.8  
1.8  
2.4  
2.2  
3.1  
2.8  
3.4  
3.2  
3.2  
3.2  
3.8  
3.5  
4.6  
4
5.1  
4.3  
5.8  
4.3  
6.6  
5.5  
5.7  
5
D
Q
Q
Q
Q
ns  
ns  
ns  
ns  
ns  
tPLH  
5.1  
4.6  
5.4  
4.9  
5.4  
5.1  
0.5  
0.5  
LE  
OE  
OE  
tPHL  
tPZH  
tPZL  
tPHZ  
tPLZ  
tsk(LH)  
tsk(HL)  
5.9  
6.6  
6.4  
(1) All typical values are at VCC = 3.3 V, TA = 25°C.  
5
Submit Documentation Feedback  
SN54LVTH162373, SN74LVTH162373  
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS261MJULY 1993REVISED DECEMBER 2006  
PARAMETER MEASUREMENT INFORMATION  
6 V  
Open  
S1  
500 W  
TEST  
S1  
From Output  
Under Test  
GND  
tPLH/tPHL  
tPLZ/tPZL  
tPHZ/tPZH  
Open  
6 V  
CL = 50 pF  
(see Note A)  
500 W  
GND  
2.7 V  
0 V  
LOAD CIRCUIT  
Timing Input  
1.5 V  
tw  
tsu  
th  
2.7 V  
0 V  
2.7 V  
0 V  
Input  
1.5 V  
1.5 V  
Data Input  
1.5 V  
1.5 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
2.7 V  
0 V  
2.7 V  
Output  
Input  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
Control  
0 V  
tPZL  
tPLZ  
tPHL  
tPLH  
Output  
Waveform 1  
S1 at 6 V  
VOH  
VOL  
3 V  
Output  
Output  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
VOL + 0.3 V  
VOL  
(see Note B)  
tPZH  
tPHZ  
tPHL  
tPLH  
Output  
Waveform 2  
S1 at GND  
VOH  
VOL  
VOH  
VOH – 0.3 V  
1.5 V  
1.5 V  
»0 V  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
INVERTING AND NONINVERTING OUTPUTS  
NOTES: A. CL includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 MHz, ZO = 50 W, tr £ 2.5 ns, tf £ 2.5 ns.  
D. The outputs are measured one at a time, with one transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
6
Submit Documentation Feedback  
PACKAGE OPTION ADDENDUM  
www.ti.com  
9-Oct-2007  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
5962-9763801QXA  
5962-9763801VXA  
ACTIVE  
ACTIVE  
ACTIVE  
CFP  
WD  
48  
48  
48  
1
1
TBD  
TBD  
A42 SNPB  
A42 SNPB  
N / A for Pkg Type  
N / A for Pkg Type  
CFP  
WD  
74LVTH162373DGGRE4  
TSSOP  
DGG  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
74LVTH162373DGGRG4  
74LVTH162373DLG4  
74LVTH162373DLRG4  
74LVTH162373ZQLR  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
TSSOP  
SSOP  
SSOP  
DGG  
DL  
48  
48  
48  
56  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
DL  
1000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
BGA MI  
CROSTA  
R JUNI  
OR  
ZQL  
1000 Green (RoHS &  
no Sb/Br)  
SNAGCU  
Level-1-260C-UNLIM  
SN74LVTH162373DGGR  
SN74LVTH162373DL  
SN74LVTH162373DLR  
SN74LVTH162373KR  
ACTIVE  
ACTIVE  
ACTIVE  
NRND  
TSSOP  
SSOP  
SSOP  
DGG  
DL  
48  
48  
48  
56  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
DL  
1000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
BGA MI  
CROSTA  
R JUNI  
OR  
GQL  
1000  
TBD  
SNPB  
Level-1-240C-UNLIM  
SNJ54LVTH162373WD  
ACTIVE  
CFP  
WD  
48  
1
TBD  
A42 SNPB  
N / A for Pkg Type  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
9-Oct-2007  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
11-Mar-2008  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0 (mm)  
B0 (mm)  
K0 (mm)  
P1  
W
Pin1  
Diameter Width  
(mm) W1 (mm)  
(mm) (mm) Quadrant  
74LVTH162373ZQLR  
BGA MI  
CROSTA  
R JUNI  
OR  
ZQL  
56  
1000  
330.0  
16.4  
4.8  
7.3  
1.45  
8.0  
16.0  
Q1  
SN74LVTH162373DGGR TSSOP  
DGG  
DL  
48  
48  
56  
2000  
1000  
1000  
330.0  
330.0  
330.0  
24.4  
32.4  
16.4  
8.6  
11.35  
4.8  
15.8  
16.2  
7.3  
1.8  
3.1  
12.0  
16.0  
8.0  
24.0  
32.0  
16.0  
Q1  
Q1  
Q1  
SN74LVTH162373DLR  
SN74LVTH162373KR  
SSOP  
BGA MI  
CROSTA  
R JUNI  
OR  
GQL  
1.45  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
11-Mar-2008  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SPQ  
Length (mm) Width (mm) Height (mm)  
74LVTH162373ZQLR  
BGA MICROSTAR  
JUNIOR  
ZQL  
56  
1000  
346.0  
346.0  
33.0  
SN74LVTH162373DGGR  
SN74LVTH162373DLR  
SN74LVTH162373KR  
TSSOP  
SSOP  
DGG  
DL  
48  
48  
56  
2000  
1000  
1000  
346.0  
346.0  
346.0  
346.0  
346.0  
346.0  
41.0  
49.0  
33.0  
BGA MICROSTAR  
JUNIOR  
GQL  
Pack Materials-Page 2  
MECHANICAL DATA  
MSSO001C – JANUARY 1995 – REVISED DECEMBER 2001  
DL (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0.025 (0,635)  
48  
0.0135 (0,343)  
0.008 (0,203)  
0.005 (0,13)  
M
25  
0.010 (0,25)  
0.005 (0,13)  
0.299 (7,59)  
0.291 (7,39)  
0.420 (10,67)  
0.395 (10,03)  
Gage Plane  
0.010 (0,25)  
0°ā8°  
1
24  
0.040 (1,02)  
0.020 (0,51)  
A
Seating Plane  
0.004 (0,10)  
0.008 (0,20) MIN  
PINS **  
0.110 (2,79) MAX  
28  
48  
0.630  
56  
DIM  
0.380  
(9,65)  
0.730  
A MAX  
A MIN  
(16,00) (18,54)  
0.370  
(9,40)  
0.620  
0.720  
(15,75) (18,29)  
4040048/E 12/01  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
D. Falls within JEDEC MO-118  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS003D – JANUARY 1995 – REVISED JANUARY 1998  
DGG (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0,27  
0,17  
M
0,08  
0,50  
48  
25  
6,20  
6,00  
8,30  
7,90  
0,15 NOM  
Gage Plane  
0,25  
1
24  
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
48  
56  
64  
DIM  
A MAX  
12,60  
12,40  
14,10  
13,90  
17,10  
16,90  
A MIN  
4040078/F 12/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MCFP010B – JANUARY 1995 – REVISED NOVEMBER 1997  
WD (R-GDFP-F**)  
CERAMIC DUAL FLATPACK  
48 LEADS SHOWN  
0.120 (3,05)  
0.075 (1,91)  
0.009 (0,23)  
0.004 (0,10)  
1.130 (28,70)  
0.870 (22,10)  
0.370 (9,40)  
0.250 (6,35)  
0.390 (9,91)  
0.370 (9,40)  
0.370 (9,40)  
0.250 (6,35)  
1
48  
0.025 (0,635)  
A
0.014 (0,36)  
0.008 (0,20)  
24  
25  
NO. OF  
LEADS**  
48  
56  
0.740  
0.640  
(16,26) (18,80)  
A MAX  
A MIN  
0.610 0.710  
(15,49) (18,03)  
4040176/D 10/97  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package can be hermetically sealed with a ceramic lid using glass frit.  
D. Index point is provided on cap for terminal identification only  
E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA  
GDFP1-F56 and JEDEC MO-146AB  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,  
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are  
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard  
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where  
mandated by government requirements, testing of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,  
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information  
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a  
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual  
property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied  
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive  
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional  
restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all  
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not  
responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably  
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing  
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and  
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products  
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be  
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in  
such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at  
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are  
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated  
products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Applications  
Audio  
Automotive  
Broadband  
Digital Control  
Medical  
Amplifiers  
Data Converters  
DSP  
Clocks and Timers  
Interface  
amplifier.ti.com  
dataconverter.ti.com  
dsp.ti.com  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/audio  
www.ti.com/automotive  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/medical  
www.ti.com/military  
Logic  
Military  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
microcontroller.ti.com  
www.ti-rfid.com  
Optical Networking  
Security  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
RF/IF and ZigBee® Solutions www.ti.com/lprf  
www.ti.com/wireless  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated  

相关型号:

SI9130DB

5- and 3.3-V Step-Down Synchronous Converters

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9135LG-T1

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9135LG-T1-E3

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9135_11

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9136_11

Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9130CG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9130LG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9130_11

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9137

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY

SI9137DB

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 216
-
VISHAY