ADC31JB68 [TI]
16 位、500MSPS 模数转换器 (ADC);
| 型号： | ADC31JB68 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 16 位、500MSPS 模数转换器 (ADC) 转换器 模数转换器 |
| 文件： | 总73页 (文件大小：3418K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Support &
Community
Product
Folder
Order
Now
Tools &
Software
Technical
Documents
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
ADC31JB68 单通道、16 位、500MSPS 模数转换器
1 特性
2 应用
1
•
•
•
•
单通道
•
•
•
•
•
•
•
•
高中频 (IF) 采样接收器
无线宽带
16 位分辨率
最大时钟速率：500Msps
微波接收器
小型 40 引脚四方扁平无引线 (QFN) 封装 (6mm x
6mm)
电缆 CMTS，DOCSIS 3.1 接收器
通信测试设备
•
•
•
•
•
•
•
•
•
输入缓冲器输入带宽 (3dB)：1300MHz
孔径抖动：80fs
数字转换器
软件定义无线电 (SDR)
雷达和天线阵列
片上时钟分频器：/1、/2 和 /4
片上抖动
3 说明
使用前台和后台校准实现稳定动态性能
输入幅值和相位调整
ADC31JB68 是一款低功耗、宽带宽、16 位、
500MSPS 模数转换器 (ADC)。已缓冲模拟输入在最大
程度减少采样保持毛刺脉冲能量的同时，在宽频率范围
内提供统一的输入阻抗。该器件的旨在对高达 1.3GHz
的输入信号进行采样。
输入满量程：1.7 Vpp
电源：1.2/1.8/3V
JESD204B 接口
–
–
与子类别 1 兼容
双通道，速率为 5Gbps
ADC31JB68 以超低功耗在较大输入频率范围内提供出
色的无杂散动态范围 (SFDR)。片上抖动提供非常干净
的本底噪声。嵌入式前景和背景校准在温度范围内提供
稳定性能，并将零件间偏差降到最低。
•
•
支持多芯片同步
主要技术规格
–
–
功耗：500Msps 时为 915mW
fin = 210MHz (–1dBFS) 条件下的性能
该器件支持 JESD204B 串行接口，两个通道的数据速
率均高达 5Gbps，从而实现高系统集成密度。
–
–
–
–
信噪比 (SNR)：69.3dBFS
噪声频谱密度 (NSD)：–153.3dBFS/Hz
无杂散动态范围 (SFDR)：80dBc
非 HD2，HD3：–91dBFS
ADC31JB68 采用 6mm × 6mm、40 引脚 QFN 封装。
器件信息(1)
–
fin = 450MHz (–1dBFS) 条件下的性能
器件型号
ADC31JB68
封装
封装尺寸（标称值）
–
–
–
–
SNR：67dBFS
WQFN (40)
6.00mm × 6.00mm
NSD：–151dBFS/Hz
SFDR：77dBc（HD2，HD3）
非 HD2，HD3：-89dBFS
(1) 如需了解所有可用封装，请参阅数据表末尾的封装选项附录。
–1dBFS、450MHz 输入时的频谱
0
-10
18 英寸、5 密耳输出端的传输眼图。
5Gb/s、
带优化型去加重功能的 FR4 微带迹线
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
0
25
50
75 100 125 150 175 200 225 250
Frequency [MHz]
1
本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。 有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。 TI 不保证翻译的准确
性和有效性。 在实际设计之前，请务必参考最新版本的英文版本。
English Data Sheet: SLASE60
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
目录
8.3 Feature Description................................................. 22
8.4 Device Functional Modes........................................ 30
8.5 Register Map........................................................... 31
Application and Implementation ........................ 45
9.1 Application Information............................................ 45
9.2 Typical Application ................................................. 59
1
2
3
4
5
6
特性.......................................................................... 1
应用.......................................................................... 1
说明.......................................................................... 1
修订历史记录 ........................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 6
6.1 Absolute Maximum Ratings ...................................... 6
6.2 ESD Ratings ............................................................ 6
6.3 Recommended Operating Conditions....................... 6
6.4 Thermal Information ................................................. 6
6.5 Electrical Characteristics: Converter Performance ... 7
6.6 Electrical Characteristics: Power Supply .................. 9
6.7 Electrical Characteristics: Interface......................... 10
6.8 Timing Requirements.............................................. 12
6.9 Typical Characteristics............................................ 16
Parameter Measurement Information ................ 20
7.1 Interface Circuits ..................................................... 20
Detailed Description ............................................ 21
8.1 Overview ................................................................. 21
8.2 Functional Block Diagram ....................................... 21
9
10 Power Supply Recommendations ..................... 62
10.1 Power Supply Design............................................ 62
10.2 Decoupling ............................................................ 62
11 Layout................................................................... 63
11.1 Layout Guidelines ................................................. 63
11.2 Layout Example .................................................... 64
12 器件和文档支持 ..................................................... 65
12.1 相关文档ꢀ ........................................................... 65
12.2 接收文档更新通知 ................................................. 65
12.3 社区资源................................................................ 65
12.4 商标....................................................................... 65
12.5 静电放电警告......................................................... 65
12.6 术语表 ................................................................... 65
13 机械、封装和可订购信息....................................... 65
7
8
4 修订历史记录
Changes from Revision A (September 2015) to Revision B
Page
•
•
Added new note 2 to clarify power sequence in Absolute Maximum Ratings ....................................................................... 6
已更改 text in last paragraph of Power Supply Design section to clarify power up sequence............................................. 62
Changes from Original (September 2015) to Revision A
Page
•
•
•
已从“单页产品预览”更改为“生产”数据表 ................................................................................................................................. 1
已将特性中的“非 HD2，HD3：TBD dBFS”更改为“非 HD2，HD3：–91dBFS”...................................................................... 1
已将特性中的“非 HD2，HD3：TBD dBFS”更改为“非 HD2，HD3：-89dBFS”....................................................................... 1
2
Copyright © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
5 Pin Configuration and Functions
The ADC31JB68 is packaged in a 40-pin QFN package (6 x 6 x 0.8, 0.5 mm pin-pitch) with a bottom-side
exposed paddle.
RTA Package
40 PIN (WQFN)
Top View
1
2
30
29
28
27
26
25
24
23
22
21
VA3.0
VA3.0
AGND
VA1.2
VA1.8
AGND
SO0-
3
AGND
VIN+
4
EXPOSED PADDLE ON BOTTOM
OF PACKAGE
5
VIN-
6
AGND
VCM
SO0+
SO1-
7
8
SO1+
AGND
VA1.2
VACLK1.2
VACLK1.2
AGND
9
10
Copyright © 2015–2019, Texas Instruments Incorporated
3
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
Pin Functions
PIN
TYPE or DIAGRAM
DESCRIPTION
NAME
NO.
INPUT/REFERENCE
Differential analog input pins.
V
A3.0
VIN+
VIN–
The differential full-scale signal level is 1.7 Vpp. Each input pin is terminated to the
internal 1.6V common-mode reference with a 100 Ω resistor for a 200 Ω total
differential termination.
4, 5
VIN+
100W
100W
V
A3.0
Input Interface Common mode voltage.
This pin must be bypassed to AGND with a low ESL (equivalent series inductance)
0.1 µF capacitor that is placed as close to the pin as possible to minimize stray
inductance. A 10 µF capacitor should also be placed in parallel. It is recommended to
use VCM to provide the common mode voltage for the differential analog inputs. The
input common-mode bias is provided internally for the ADC input, therefore external
use of VCM is recommended but not strictly required. The recommended decoupling
is always required.
VIN-
VCM
7
V
A3.0
VCM
+
-
CLOCK/SYNC
V
A1.2
V
A3.0
Differential device clock input pins.
AC coupling is recommended for coupling the clock input to these pins. DC biasing of
the clock receiver is provided internally. Each pin is internally terminated to the
500mV DC bias with 50 Ω resistor for a 100 Ω total internal differential termination
resistor. Sampling occurs on the falling edge of the differential signal (CLKIN+) −
(CLKIN-).
CLKIN+
CLKIN+
CLKIN–
50W
11, 12
10kW
+
-
0.5V
50W
AGND
CLKIN-
AGND
V
A1.2
V
A3.0
3kW
SYSREF+
Differential SYSREF signal input pins.
50W
50W
1kW
Each pin is internally terminated to the DC bias with a large resistor. An internal 100
Ω differential termination is provided therefore an external termination is not required.
Additional resistive components in the input structure give the SYSREF input a wide
input common mode range.
SYSREF+,
SYSREF–
17, 18
SYSREF-
12kW
+
-
0.5V
1.8V
1.8V
1.5kW
Differential SYNCb signal input pins.
V
A3.0
2kW
SYNC+
DC coupling is required for coupling the SYNCb signal to these pins. Each pin is
internally terminated to the DC bias with a large resistor. An internal 100 Ω differential
termination is provided therefore an external termination is not required. Additional
resistive components in the input structure give the SYNCb input a wide input
common mode range. The SYNCb signal is active low and is therefore asserted when
the voltage at SYNCb+ is less than at SYNCb–.
50W
34kW
3pF
SYNCb+
SYNCb–
19, 20
1.5kW
34kW
50W
2kW
SYNC-
SERIAL INTERFACE (SPI)
SPI Interface Serial Clock pin.
SCLK
CSB
SDI
32
31
33
Serial data is shifted into and out of the device synchronous with this clock signal.
Compatible with 1.2–3.0V CMOS logic levels.
V
V
A1.2
A3.0
SPI Interface Chip Select pin.
When this signal is asserted, SCLK is used to clock input serial data on the SDI pin or
output serial data on the SDO pin. When this signal is de-asserted, the SDO pin is
high impedance and the input data is ignored. Active low. A 1kΩ pull-up resistor to the
VA1.8 supply is recommended to prevent undesired activation of the SPI bus.
Compatible with 1.2–3.0V CMOS logic levels.
SPI Interface Data Input pin.
Serial data is shifted into the device on this pin while the CSB signal is asserted.
Compatible with 1.2-3.0V CMOS logic levels.
4
Copyright © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Pin Functions (continued)
PIN
TYPE or DIAGRAM
DESCRIPTION
NAME
NO.
+
-
V
A3.0
SPI Data Output and Over-Range pin.
Dual mode pin. When configured as SDO, serial data of the SPI is shifted out of the
device on this pin while CSB is asserted. When configured as OVR, the over-range
signal is output. Pin mode configurable via the SPI. Output voltage is configurable to
1.2V, 1.8V, or 3.0V CMOS logic levels via the SPI. Default configuration outputs the
SDO at a 1.8V logic level.
80W
80W
SDO/OVR
34
SDO/OVR
DIGITAL OUTPUT INTERFACE
V
A3.0
Differential High Speed Serial Data Lane pins.
These pins must be AC coupled to the receiving device. The differential trace routing
from these pins must maintain a 100 Ω characteristic impedance.
SO0+, SO0–,
SO1+, SO1–
25, 26,
23, 24
SOx+
SOx-
POWER SUPPLY
3 V Analog Power Supply pin.
VA3.0
1, 2
Supply Input Pin
Supply Input Pin
This pin must be connected to a quiet source and decoupled to AGND with a 0.1 µF
capacitor located close to each pin and a second 0.1 µF capacitor on bottom layer.
1.8 V Analog Power Supply pins.
15, 16,
28, 39,
40
These pins must be connected to a quiet source and decoupled to AGND with a
0.1 µF capacitor located close to each pin and a second 0.1 µF capacitor on bottom
layer.
VA1.8
1.2 V Analog Power Supply pins.
21, 29,
35, 36
These pins must be connected to a quiet source and decoupled to AGND with a 0.1
µF capacitor located close to each pin and a second 0.1 µF capacitor on bottom
layer.
VA1.2
Supply Input Pin
Supply Input Pin
1.2 V Analog Power Supply pins for internal clock path.
These pins must be connected to a quiet source and decoupled to AGND with a 0.1
µF capacitor located close to each pin and a second 0.1 µF capacitor on bottom
layer.
VACLK1.2
8, 9
3, 6, 10,
13, 14,
22, 27,
30, 37,
38
Analog Ground.
Solid ground reference planes under the device are recommended.
AGND
Analog Ground
Exposed Thermal Pad.
Exposed
The exposed pad must be connected to the AGND ground plane electrically and with
good thermal dissipation properties to ensure rated performance.
Thermal Pad
Copyright © 2015–2019, Texas Instruments Incorporated
5
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1)
MIN
–0.3
MAX
4.2
UNIT
VA3.0
V
V
V
V
Supply voltage range(2)
VA1.8
–0.3
2.35
VA1.2, VACLK1.2
VIN+, VIN–
–0.3
1.55
VCM – 0.75
VCM + 0.75
VA3.0 + 0.3,
not to exceed 4.2 V
VCM
–0.3
V
Voltage applied to input pins
CLKIN+, CLKIN–, SYSREF+, SYSREF–
SYNCb+, SYNCb–
–0.3
–0.3
1.55
V
V
VA1.8 + 0.3
VA3.0 + 0.3,
not to exceed 4.2 V
SCLK, SDI, CSb
–0.3
V
(3)
Operating junction temperature range, TJ
Storage temperature, Tstg
125
150
Temperature
°C
–65
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Power sequence must be followed as stated in the Power Supply Design section. Failure to follow the required power sequence may
result in unwanted voltage on the VA1.8 pin that can exceed the absolute maximum voltage of 2.35 VDC.
(3) Prolonged use at this temperature may increase the device failure-in-time (FIT) rate.
6.2 ESD Ratings
VALUE
±1000
±250
UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
Charged device model (CDM), per JEDEC specification JESD22-C101(2)
Electrostatic
discharge
V(ESD)
V
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
operating conditions specified over operating free-air temperature range (unless otherwise noted)
MIN
MAX
3.15
1.9
UNIT
VA3.0
2.85
1.7
V
V
V
Supply voltage range
CLKIN± duty cycle
VA1.8
VA1.2, VACLK1.2
CLKDIV = 1
1.15
30%
–40
1.25
70%
85
Operating free-air temperature range, TA
Operating junction temperature range, TJ
°C
°C
105
6.4 Thermal Information
ADC31JB68
THERMAL METRIC(1)
RTA (WQFN)
UNIT
(40) PINS
28.4
13.1
1.0
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-case (bottom) thermal resistance
Junction-to-board thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJC(bot)
RθJB
4.5
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
0.2
ψJB
4.4
(1) For more information about thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
6
Copyright © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
6.5 Electrical Characteristics: Converter Performance
typical values at TA = 25 °C, full temperature range is TMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = VACLK1.2 = 1.2 V; –1 dBFS differential input; R(term) = 100 Ω (unless
otherwise noted)
PARAMETER
STATIC CHARACTERISTICS
Resolution
NOTES
MIN
TYP
MAX
UNIT
No missing codes
16
Bits
Part-to-part variation of input voltage to
output code gain between different parts
GVAR
Gain variation
1
%FSR
Drift of input voltage to output code gain
across temperature
TG
Gain temperature drift
Input voltage offset
100
0.2
9
ppm(FSR)/°C
%FSR
VOFF
TVOFF
Input voltage offset temperature
drift
ppm(FSR)/°C
DNL
INL
Differential nonlinearity
Integral nonlinearity
Sinusoidal histogram, 10-MHz input
Sinusoidal histogram, 10-MHz input
±0.23
±7.1
LSB
LSB
DYNAMIC AC CHARACTERISTICS
BW3dB Analog input bandwidth
See measurement configuration in 图 64
fIN = 10 MHz, AIN = –40 dBFS
fIN = 10 MHz
1300
70.6
70.3
70.1
69.3
69.3
68.1
67.0
–154.6
–154.3
–154.1
–153.3
–153.3
–152.1
–151.0
69.9
69.5
68.9
68.9
67.6
66.5
11.3
11.3
11.2
11.2
10.9
10.8
83
MHz
fIN = 100 MHz
SNR
Signal to noise ratio
fIN = 210 MHz
68.3
68.4
dBFS
fIN = 210 MH, TA = 25°C
fIN = 350 MHz
fIN = 450 MHz
fIN = 10 MHz, AIN = –40 dBFS
fIN = 10 MHz
fIN = 100 MHz
NSD
Noise spectral density
fIN = 210 MHz
–152.3
–152.4
dBFS/Hz
fIN = 210 MHz, TA = 25°C
fIN = 350 MHz
fIN = 450 MHz
fIN = 10 MHz
fIN = 100 MHz
fIN = 210 MHz
67.4
67.8
dBFS
dBFS
Signal to noise and distortion
ratio
SINAD
fIN = 210 MHz, TA = 25ºC
fIN = 350 MHz
fIN = 450 MHz
fIN = 10 MHz
fIN = 100 MHz
fIN = 210 MHz
10.9
11.0
ENOB Effective number of bits
Bits
fIN = 210 MH, TA = 25°C
fIN = 350 MHz
fIN = 450 MHz
fIN = 10 MHz
fIN = 100 MHz
81
fIN = 210 MHz
74
75
80
SFDR
Spurious-free dynamic range
dBc
fIN = 210 MH, TA = 25°C
fIN = 350 MHz
80
79
fIN = 450 MHz
77
Copyright © 2015–2019, Texas Instruments Incorporated
7
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
Electrical Characteristics: Converter Performance (continued)
typical values at TA = 25 °C, full temperature range is TMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = VACLK1.2 = 1.2 V; –1 dBFS differential input; R(term) = 100 Ω (unless
otherwise noted)
PARAMETER
NOTES
MIN
TYP
–83
–81
–84
–84
–84
–77
–92
–83
–80
–80
–79
–87
–93
–89
–91
–91
–88
–89
–81
–78
–78
–78
–73
–72
MAX
UNIT
fIN = 10 MHz
fIN = 100 MHz
fIN = 210 MHz
–74
–75
Second-order harmonic
distortion
HD2
HD3
dBc
fIN = 210 MH, TA = 25°C
fIN = 350 MHz
fIN = 450 MHz
fIN = 10 MHz
fIN = 100 MHz
fIN = 210 MHz
–74
–75
Third-order harmonic distortion
dBc
fIN = 210 MHz TA = 25°C
fIN = 350 MHz
fIN = 450 MHz
fIN = 10 MHz
fIN = 100 MHz
Non-
HD2,
HD3
fIN = 210 MHz
–83
–83
Spurious free dynamic range
excluding HD2, HD3
dBFS
fIN = 210 MH, TA = 25°C
fIN = 350 MHz
fIN = 450 MHz
fIN = 10 MHz
fIN = 100 MHz
fIN = 210 MHz
–72
–73
THD
Total harmonic distortion
dBc
dBc
fIN = 210 MH, TA = 25°C
fIN = 350 MHz
fIN = 450 MHz
Worst-case IMD3 spur adjacent to the input
tones, f1 = 200 MHz, f2 = 210 MHz,
AIN = –7-dBFS/tone
Two–tone intermodulation
distortion
IMD3
–89
8
Copyright © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
6.6 Electrical Characteristics: Power Supply
typical values at TA = 25°C, full temperature range is tMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = VACLK1.2 = 1.2 V; –1 dBFS differential input, and R(term) = 100 Ω
(unless otherwise noted)
PARAMETER
NOTES
MIN
2.85
1.7
TYP
3
MAX
3.15
1.9
UNIT
3-V analog supply (VA3.0)
1.8-V analog supply (VA1.8)
1.2-V analog supply (VA1.2)
V
V
V
1.8
1.2
1.15
1.25
1.2-V analog supply for clock
signal path (VACLK1.2)
1.15
1.2
1.25
V
I(A3.0)
I(A1.8)
3-V analog supply current
1.8-V analog supply current
61
mA
mA
272
Sum of current from VA1.2 and VACLK1.2
supplies
I(A1.2)
PD
1.2-V analog supply current
Power dissipation
197
915
mA
Total power dissipation;
Fin = 10 MHz
mW
Power in power down state, no external
clock
PPD
PSL
Power down power dissipation
Sleep power dissipation
17
17
mW
mW
Power in sleep state, no external clock
Power of spectral spur resulting from a 100-
mV sinusoidal signal modulating a supply at
500 kHz. Analog input is a –1-dBFS, 210-
MHz single tone. In all cases, the spur
appears as part of a pair symmetric about
the fundamental that scales proportionally
with the fundamental amplitude.
Sensitivity to supply noise
dBFS
VA3.0
–81
–55
–35
VA1.8
VA1.2 and VACLK1.2
Copyright © 2015–2019, Texas Instruments Incorporated
9
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
6.7 Electrical Characteristics: Interface
typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = VACLK1.2 = 1.2 V; –1 dBFS differential input, and R(term) = 100 Ω
(unless otherwise noted) (see the Interface Circuits section)
PARAMETER
NOTES
MIN
TYP
MAX
UNIT
ANALOG INPUTS (VIN+, VIN-)
V(FSR)
Full-scale range voltage
Differential peak-to-peak
1.7
1.6
V
V
Nominal input common-mode
voltage
VCM
Maximum input common mode
voltage range
VCM
0.05
±
ΔVCM
V
RIN
CIN
Input termination resistance
Input capacitance
Differential resistance at dc
Differential
190
4.6
Ω
pF
INPUT COMMON MODE REFERENCE (VCM)
Common-mode reference voltage
V(VCM)
output
1.6
1
V
I(VCM)
Maximum VCM pin current load
mA
CLOCK INPUT (CLKIN+, CLKIN-)
VID-MAX Maximum input voltage swing(1)
VID-MIN Minimum input voltage swing(1)
Differential peak voltage
Differential peak voltage
1000
mV
mV
250
5
Input edge rate at zero
dVSS/dt
Recommended minimum
V/ns
V
crossing(1)
V(IS-
BIAS)
Input common-mode internal bias
voltage(2)(1)
0.5
Externally applied common-mode
voltage(1)
Input termination resistance(2)
V(IS-IN)
Z(rdiff)
Ztt
DC-coupled interface
0.5 ± 0.1
V
Ω
Differential resistance at dc
100
10
2
Common-mode internal bias
source impedance(2)
Input capacitance(2)
kΩ
pF
CT
Differential
SYSREF INPUT (SYSREF+, SYSREF-)
VID-MAX Maximum input voltage swing(1)
VID-MIN Minimum input voltage swing(1)
Differential peak voltage
Differential peak voltage
1000
mV
mV
250
0.5
V(IS-
BIAS)
Input common-mode internal bias
voltage(1)
V
V
DC-coupled interface,
typical value depends on the configuration of
the SYS_CM parameter
SYS_CM = 00
SYS_CM = 01
0.5 ± 0.1
0.8 ± 0.2
Externally applied common mode
voltage(1)
V(IS-IN)
1.25 ±
0.25
SYS_CM = 10
1.75 ±
0.25
SYS_CM = 11
Z(rdiff)
Ztt
Input termination resistance(2)
Differential resistance at dc
100
14
1
Ω
Common-mode internal bias
source impedance(2)
Input capacitance(2)
kΩ
pF
CT
Differential
SYNCb INPUT (SYNCb+, SYNCb-)
VID
Input voltage swing(1)
Differential peak voltage
DC-coupled interface
350
mV
V
Externally applied common-mode
voltage(1)
1.25 ±
0.75
V(IS-IN)
(1) Specification applies to the electrical level diagram of 图 26
(2) Specification applies to the electrical circuit diagram of 图 27
10
Copyright © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Electrical Characteristics: Interface (continued)
typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = VACLK1.2 = 1.2 V; –1 dBFS differential input, and R(term) = 100 Ω
(unless otherwise noted) (see the Interface Circuits section)
PARAMETER
NOTES
Differential resistance at dc
Differential
MIN
TYP
100
1
MAX
UNIT
Ω
Z(rdiff)
CT
Input termination resistance(2)
Input capacitance(2)
pF
SERDES OUTPUT (SO0+/-, SO1+/-) Meets JESD204B LV-OIF-11G-SR Standard
Differential peak-peak voltage,
de-emphasis disabled (DEM = 0)
VOD = 0
VOD = 1
VOD = 2
400
470
540
610
670
740
790
840
VOD
Output differential voltage(3)
mV
VOD = 3
VOD = 4
VOD = 5
VOD = 6
VOD = 7
Configurable via SPI, VOD configured to 4
DEM=0
DEM=1
DEM=2
DEM=3
DEM=4
DEM=5
DEM=6
DEM=7
0.0
–0.8
–2.4
–3.8
–4.9
–6.3
–7.7
–10.3
R(deepm) Transmitter de-emphasis range
dB
Transmitter terminals shorted to each other
or ground, power on
ISC
Transmitter short circuit current
Differential output impedance(4)
23
mA
Z(ddiff)
100
Ω
Relative to 100 Ω,
for frequencies from 100 MHz to 0.75 ×
baud rate; default VOD and DEM.
Differential output return loss
magnitude
RL(ddiff)
–8.5
dB
SCLK, SDI, CSB INPUT
Inputs are compatible with 1.2-V up to 3-V
logic.
VIH
Logical 1 input voltage
0.9
V
VIL
IIN0
IIN1
CIN
Logical 0 input voltage
Logic low input current
Logic high input current
Input capacitance
0.3
V
4
–8
2
nA
nA
pF
SDO/OVR OUTPUT
VSPI = 1.2 V, 1.8 V, or 3 V, configurable via
SPI
(5)
VOH
Logical 1 output voltage(5)
VSPI – 0.2
VSPI
V
VOL
+ISC
–ISC
Logical 0 output voltage(5)
Logic high short circuit current
Logic low short circuit current
0
9
0.3
V
VSPI = 1.8 V
VSPI = 1.8 V
mA
mA
–14
(3) Specification applies to the electrical level diagram of 图 28
(4) Specification applies to the electrical circuit diagram of 图 29
(5) The SPI_CFG register must be changed to a supported output logic level after power up and before a SPI read command is executed.
Until that time, the output voltage on SDO/OVR may be as high as the VA3.0 supply during a SPI read command. The SDO/OVR output
is high-Z at all times except during a read command.
Copyright © 2015–2019, Texas Instruments Incorporated
11
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
6.8 Timing Requirements
typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = VACLK1.2 = 1.2 V; –1 dBFS differential input, and R(term) = 100 Ω
(unless otherwise noted) (see 图 1 and 图 2 for timing diagrams)
PARAMETER
NOTES
MIN
NOM
MAX
UNIT
MSPS
MHz
ADC SAMPLING INSTANT TIMING CHARACTERISTICS
FS
Sampling rate
Equal to FCLKIN / CLKDIV
CLKDIV = 1
100
100
200
400
500
500
Input clock frequency at CLKIN
inputs
FCLKIN
CLKDIV = 2
1000
2000
CLKDIV = 4
CLKDIV = 1
50% ±
20%
DC
Input clock (CLKIN) duty cycle
CLKDIV = 2 or CLKDIV = 4
50% ± 5%
Delay from a reference sampling instant to
the boundary of the internal LMFC where the
reference sample is the first sample of the
next transmitted multi-frame. In this device,
the frame clock period is equal to the
sampling clock period.
Frame clock
cycles
tLAT-ADC ADC core latency
7
Depends on input CLKIN differential edge
rate at the zero crossing, dVSS/dt, tested
with 5 V/ns edge rate.
tJ
Additive sampling aperture jitter
fs
CLKDIV = 1
80
90
CLKDIV = 2, 4
OVER-RANGE INTERFACE TIMING CHARACTERISTICS (SDO/OVR(1)
)
Functional delay between an overrange
value sampled and OVR asserted
Frame clock
cycles
tODH
OVR assertion delay
8
Functional delay between first underrange
value sampled until OVR de-assertion,
configurable via SPI
Frame clock
cycles
tODL
OVR de-assertion delay
Configured for minimum delay
Configured for maximum delay
tODH
tODH + 15
SYSREF TIMING CHARACTERISTICS
SYSREF assertion duration
tPH-SYS
Required duration of SYSREF assertion
after rising edge event
Frame clock
cycles
2
2
SYSREF de-assertion duration
tPL-SYS
Required duration of SYSREF de-assertion
after falling edge event
Frame clock
cycles
tS-SYS
tH-SYS
SYSREF setup time
SYSREF hold time
Relative to CLKIN rising edge
Relative to CLKIN rising edge
350
0
ps
ps
JESD204B INTERFACE LINK TIMING CHARACTERISTICS
Functional delay between SYSREF
assertion latched and LMFC frame
boundary. Depends on CLKDIV setting
CLKIN
cycles
4
4
CLKDIV = 1
CLKDIV = 2
CLKDIV = 4
Frame clock
cycles
tD-LMFC SYSREF to LMFC delay
CLKIN
cycles
10
5
Frame clock
cycles
CLKIN
cycles
18
4.5
Frame clock
cycles
(1) The SDO/OVR pin is configured in over-range output mode.
12
Copyright © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Timing Requirements (continued)
typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = VACLK1.2 = 1.2 V; –1 dBFS differential input, and R(term) = 100 Ω
(unless otherwise noted) (see 图 1 and 图 2 for timing diagrams)
PARAMETER
NOTES
MIN
NOM
MAX
UNIT
Functional delay between the start of the
first K28.5 frame during code group
synchronization at the serial output and the
preceding LMFC frame boundary
tD-K28
LMFC to K28.5 delay
5.6
6.6
7.6
Functional delay between the start of the
first ILA frame during initial lane
synchronization at the serial output and the
preceding LMFC frame boundary
Frame clock
cycles
tD-ILA
LMFC to ILA delay
5.6
5.6
6.6
6.6
7.6
7.6
Functional delay between the start of the
first valid data frame at the serial output and
the preceding LMFC frame boundary
tD-DATA LMFC to valid data delay
tS-
SYNCb-F
Required SYNCb setup time-relative to the
internal LMFC boundary(2)
SYNCb setup time
3
0
tH-
SYNCb-F
Required SYNCb hold time relative to the
internal LMFC boundary(2)
SYNCb hold time
Frame clock
cycles
Required SYNCb hold time after assertion
before de-assertion to initiate a link
resynchronization
tH-SYNCb SYNCb assertion hold time
4
4
Multi-frame
clock cycles
tILA
ILA duration
Duration of the ILA sequence
SERIAL OUTPUT DATA TIMING CHARACTERISTICS
FSR
UI
Serial bit rate
Unit interval
1
5.0
Gb/s
ps
5.0 Gb/s data rate
200
43
5.0 Gb/s data rate, default values for VOD
and DEM
tR, tF
Rise/fall times
ps
Includes periodic jitter (PJ), data dependent
jitter (DDJ), duty cycle distortion (DCD), and
inter-symbol interference (ISI); 5.0 Gb/s data
rate
0.049
p-p UI
DJ
Deterministic jitter
9.82
p-p ps
0.119
1.50
p-p UI
rms ps
p-p UI
p-p ps
Assumes BER of 1e-15 (Q = 15.88); 5.0
Gb/s data rate
RJ
TJ
Random jitter
Total jitter
0.169
33.6
Sum of DJ and RJ, assumes BER of 1e-15
(Q = 15.88); 5.0 Gb/s data rate
SPI BUS TIMING CHARACTERISTICS(3)
ƒSCLK
tPH
Serial clock frequency
SCLK pulse width – high
SCLK pulse width – low
SDI input data setup time
SDI input data hold time
fSCLK = 1 / tP
20
10
MHz
ns
6
7
3
1
tPL
ns
tSSU
tSH
ns
ns
SDO output data driven-to-3-
state time
tODZ
tOZD
ns
ns
SDO output data 3-state-to-
driven time
25
25
tOD
SDO output data delay time
CSB setup time
ns
ns
ns
tCSS
tCSH
3
1
CSB hold time
Minimum time CSB must be de-asserted
between accesses
tIAG
Inter-access gap
1
ns
(2) The SYNCb setup and hold times determine the multi-frame after which the ILA is initiated but meeting the setup and hold times are not
required to achieve deterministic latency.
(3) All timing specifications for the SPI given for VSPI = 1.8-V logic levels and a 5-pF capacitive load on the SDO pin. Timing specification
require larger margins for VSPI= 1.2 V. The serial bit rate of the SPI should be limited to 10 Mb/s or lower for VSPI = 1.2-V logic.
Copyright © 2015–2019, Texas Instruments Incorporated
13
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
SampleN
1
V
IN+
F
S
t
AD
ClockN
CLKIN+
(CLKDIV=1)
Device Latency =
t
H-SYS
t
+ t
D-DATA
LAT-ADC
SYSREF+
t
CLK-DATA
t
S-SYS
DigitizedSampleN
+
SO0
1st Octet
of Sample N
+
SO1
2nd Octet
of Sample N
t
L-L
图 1. Sample Timing Diagram
CLKIN+
< 1/FS
(CLKDIV = 4)
(CLKDIV = 1)
1/FS
Internal
Frame Clock
OVR Output
t
ODL
t
ODH
Sampling Instant*
(at front-end switch)
1st Over-range
sample
*Assumes sampling
phase adjustment is
disabled
Over-range
Samples
1st Under-range
sample
Under-range
Samples
图 2. Overrange (OVR) Timing Diagram
14
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
st
th
th
1
clock
16 clock
24 clock
SCLK
CSB
t
CSS
t
t
PH
t
t
CSS
PL
CSH
t
CSH
t
IAG
t
= 1/f
SCLK
P
t
t
SH
SS
t
t
SH
SS
SDI
D7
D7
D1
D1
D0
Write Command
D0
COMMAND FIELD
Hi-Z
t
OD
Hi-Z
SDO
t
t
OZD
ODZ
Read Command
图 3. SPI Timing Diagram
版权 © 2015–2019, Texas Instruments Incorporated
15
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
6.9 Typical Characteristics
Typical values at TA = 25 °C, full temperature range is TMIN = –40 °C to TMAX = 85 °C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3.0 V, VA1.8 = 1.8 V, VA1.2 = VACLK1.2 = 1.2 V, –1 dBFS differential input (unless otherwise noted).
1
0.8
8
6
0.6
4
0.4
2
0.2
0
0
–0.2
–0.4
–0.6
–0.8
–1
–2
–4
–6
–8
0
16384
32768
Code
49152
65536
0
16384
32768
Code
49152
65536
图 4. DNL vs Output Code
图 5. INL vs Output Code
100
95
90
85
80
75
70
65
60
10
5
SNR [dBFS]
SINAD [dBFS]
SFDR [dBFS]
0
-5
-10
1.15
1.175
1.2
1.225
1.25
0
50 100 150 200 250 300 350 400 450 500
Input Frequency [MHz]
VA1.2 Supply [V]
图 6. INL vs Supply
图 7. SNR, SINAD, SFDR vs Input Frequency
110
100
95
90
85
80
75
70
65
60
SNR [dBFS]
SINAD [dBFS]
SFDR [dBFS]
SNR [dBFS]
SINAD [dBFS]
SFDR [dBFS]
105
100
95
90
85
80
75
70
65
60
-50 -45 -40 -35 -30 -25 -20 -15 -10
Input Amplitude [dBFS]
-5
0
100
150
200
250
300
350
400
450
500
Sampling Rate [MSPS]
Input Frequency = 210 MHz
图 8. SNR, SINAD, SFDR vs Input Amplitude
图 9. SNR, SINAD, SFDR vs Sampling Rate (FS)
16
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Typical Characteristics (接下页)
Typical values at TA = 25 °C, full temperature range is TMIN = –40 °C to TMAX = 85 °C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3.0 V, VA1.8 = 1.8 V, VA1.2 = VACLK1.2 = 1.2 V, –1 dBFS differential input (unless otherwise noted).
100
95
90
85
80
75
70
65
60
100
95
90
85
80
75
70
65
60
SNR [dBFS]
SINAD [dBFS]
SFDR [dBFS]
SNR [dBFS]
SINAD [dBFS]
SFDR [dBFS]
2.8
2.85
2.9
2.95
3
3.05
3.1
3.15
3.2
1.7
1.75
1.8
1.85
1.9
VA3.0 Supply Voltage [V]
VA1.8 Supply Voltage [V]
Input Frequency = 210 MHz
Input Frequency = 210 MHz
图 10. SNR, SINAD, SFDR vs VA3.0 Supply
图 11. SNR, SINAD, SFDR vs VA1.8 Supply
100
95
90
85
80
75
70
65
60
100
95
90
85
80
75
70
65
60
SNR [dBFS]
SINAD [dBFS]
SFDR [dBFS]
SNR [dBFS]
SINAD [dBFS]
SFDR [dBFS]
1.15
1.175
1.2
1.225
1.25
-40 -30 -20 -10
0
10 20 30 40 50 60 70 80 90
VA1.2 Supply Voltage [V]
Temperature [èC]
Input Frequency = 210 MHz
Input Frequency = 210 MHz
图 12. SNR, SINAD, SFDR vs VA1.2 Supply
图 13. SNR, SINAD, SFDR vs Temperature
-60
-60
-65
-70
-75
-80
-85
-90
-95
-100
HD2 [dBFS]
HD3 [dBFS]
Non-HD2,HD3 [dBFS]
THD [dBFS]
HD2 [dBFS]
HD3 [dBFS]
Non-HD2,HD3 [dBFS]
THD [dBFS]
-65
-70
-75
-80
-85
-90
-95
-100
-105
-110
0
50 100 150 200 250 300 350 400 450 500
Input Frequency [MHz]
-50 -45 -40 -35 -30 -25 -20 -15 -10
Input Amplitude [dBFS]
-5
0
Input Frequency = 210 MHz
图 14. HD2, HD3, SPUR, THD vs Input Frequency
图 15. HD2, HD3, SPUR, THD vs Input Amplitude
版权 © 2015–2019, Texas Instruments Incorporated
17
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
Typical Characteristics (接下页)
Typical values at TA = 25 °C, full temperature range is TMIN = –40 °C to TMAX = 85 °C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3.0 V, VA1.8 = 1.8 V, VA1.2 = VACLK1.2 = 1.2 V, –1 dBFS differential input (unless otherwise noted).
-60
-65
-70
-75
-80
-85
-90
-95
-100
-60
-65
-70
-75
-80
-85
-90
-95
-100
HD2 [dBFS]
HD3 [dBFS]
Non-HD2,HD3 [dBFS]
THD [dBFS]
HD2 [dBFS]
HD3 [dBFS]
Non-HD2,HD3 [dBFS]
THD [dBFS]
100
150
200
250
300
350
400
450
500
-40 -30 -20 -10
0
10 20 30 40 50 60 70 80 90
Sampling Rate [MSPS]
Temperature [èC]
Input Frequency = 210 MHz
Input Frequency = 210 MHz
图 16. HD2, HD3, SPUR, THD vs Sampling Rate
图 17. HD2, HD3, SPUR, THD vs Temperature
0
-10
0
-10
-20
-20
-30
-30
-40
-40
-50
-50
-60
-60
-70
-70
-80
-80
-90
-90
-100
-110
-120
-100
-110
-120
0
25
50
75 100 125 150 175 200 225 250
Frequency [MHz]
0
25
50
75 100 125 150 175 200 225 250
Frequency [MHz]
图 18. Output Spectrum, 1-Tone Test at 70 MHz
图 19. Output Spectrum, 1-Tone Test at 210 MHz
0
-10
0
-10
-20
-20
-30
-30
-40
-40
-50
-50
-60
-60
-70
-70
-80
-80
-90
-90
-100
-110
-120
-100
-110
-120
0
25
50
75 100 125 150 175 200 225 250
Frequency [MHz]
0
25
50
75 100 125 150 175 200 225 250
Frequency [MHz]
Input Amplitude = –7 dBFS/Tone
图 20. Output Spectrum, 1-Tone Test at 450 MHz
图 21. Output Spectrum, 2-Tone Test at 200 MHz and 210
MHz
18
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Typical Characteristics (接下页)
Typical values at TA = 25 °C, full temperature range is TMIN = –40 °C to TMAX = 85 °C, ADC sampling rate = 500 MSPS, 50%
clock duty cycle, VA3.0 = 3.0 V, VA1.8 = 1.8 V, VA1.2 = VACLK1.2 = 1.2 V, –1 dBFS differential input (unless otherwise noted).
1.1
0.6
0.5
0.4
0.3
0.2
0.1
0
1.1
0.64
0.56
0.48
0.4
Total Power [W]
IA1.2 [A]
IA1.8 [A]
Total Power [W]
IA1.2 [A]
IA1.8 [A]
1
1
IA3.0 [A]
IA3.0 [A]
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.9
0.8
0.7
0.6
0.5
0.32
0.24
0.16
0.08
0
-40 -30 -20 -10
0
10 20 30 40 50 60 70 80 90
Temperature [èC]
100
150
200
250
300
350
400
450
500
Sampling Rate [MSPS]
图 22. Supply Power and Current vs Temperature
图 23. Supply Power and Current vs Sampling Rate
5-mil. FR4 Microstrip Trace at 5 Gb/s with Optimized De-Emphasis
5-mil. FR4 Microstrip Trace at 5 Gb/s with No De-Emphasis
图 25. Transmitted Eye at Output of 18-Inch
图 24. Transmitted Eye at Output of 3-Inch
版权 © 2015–2019, Texas Instruments Incorporated
19
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
7 Parameter Measurement Information
7.1 Interface Circuits
VID
VSS
VI+
dVSS/dt
VI-
VI-
VIS
VI+
GND
VI+ and VI- referenced to GND
VI+ referenced to VI-
VID = |VI+ œ VI-|
[mVp]
[V]
VSS = 2*|VI+ œ VI-| [mVpp]
VIS = |VI+ + VI-| / 2
图 26. Electrical Level Diagram for Differential Input Signals
Zrdiff / 2
VI+
Ztt
C
T
VI-
+
-
VIS
Zrdiff / 2
图 27. Simplified Electrical Circuit Diagram for Differential Input Signals
½ VOD
+
VO
-
VO
VOS
GND
VO+ and VO- referenced to GND
-
VOD = 2*|VO+ œ VO |
[mVpp]
-
VOS = |VO+ + VO | / 2 [V]
图 28. Electrical Level Diagram for Differential Output Signals
Zrdiff / 2
+
VO
Ztt
-
VO
+
-
VOS
Zrdiff / 2
图 29. Electrical Circuit Diagram for Differential Output Signals
20
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8 Detailed Description
8.1 Overview
The ADC31JB68 is a low-power, wide-bandwidth, 16-bit, 500-MSPS analog-to-digital converter (ADC). The
buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-
and-hold glitch energy. This device is designed for sampling analog input signals of up to 1300 MHz.
The ADC31JB68 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with
very low power consumption. On-chip dither provides an exceptionally clean noise floor. Embedded foreground
and background calibration ensures consistent dynamic performance over the entire temperature range and
minimizes part-to-part variation.
The device outputs its digital data from a JESD204B serial interface with two lanes transferring data at up to 5
Gbps/lane. The interface significantly reduces the number of lanes compared to an LVDS interface, allowing high
system integration density. An internal phase locked loop (PLL) transparently generates the necessary clocking
for data serialization.
The ADC31JB68 is offered in a 40- pin QFN (6 x 6mm) package and supports the full industrial temperature
range.
8.2 Functional Block Diagram
VIN+
VCM
ADC
Buffer
SYNCb+
VINœ
SYNCbœ
CM
Reference
Internal
Reference
SO1+
SO1œ
CLKIN+
CLKIN
Divider
CLKINœ
SO0+
SO0œ
SYSREF+
SYSREFœ
SDI
SCLK
CSB
SPI
Interface
Control
Registers
SDO/OVR
Overrange
版权 © 2015–2019, Texas Instruments Incorporated
21
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.3 Feature Description
8.3.1 Analog Inputs and Input Buffer
The ADC31JB68 analog signal inputs are designed to be driven differentially. The analog input pins have an
internal analog buffer that drives the sampling circuit. As a result of the analog buffer and internal 200 Ω
termination, the input pins present a time-constant impedance load to the external driving source which enables
great flexibility in the external analog filter design or direct impedance match to the driver. The buffer also helps
to isolate the external driving circuit from the internal switching charge transients of the sampling circuit which
results in a more consistent SFDR performance across input frequencies.
The common-mode voltage of the signal inputs is internally biased to 1.6-V via the internal termination resistors
which allows for AC coupling of the input drive network. Each input pin (VIN+, VIN–) must swing symmetrically
between (VCM + 0.425 V) and (VCM – 0.425 V), resulting in a 1.7 VPP (default) differential input swing.
8.3.2 Amplitude and Phase Imbalance Correction
The ADC performance can be sensitive to amplitude and phase imbalance of the input differential signal. A front-
end balance correction circuit is integrated to optimize the second-order distortion (HD2) performance of the ADC
in the presence of an imbalanced input signal. 4-bit control of the phase mismatch and 3-bit control of the
amplitude mismatch corrects the input mismatch before the input buffer. A simplified diagram of the amplitude
and phase correction circuit at the ADC input is shown in 图 30.
3
4
V
+
IN
INPUT
BUFFER
V -
IN
+
-
V
CM
图 30. Simplified Input Differential Balance Correction Circuit
Amplitude correction is achieved by varying the single-ended termination resistance of each input while
maintaining constant total differential resistance, thereby adjusting the amplitude at each input but leaving the
differential swing constant. Phase correction, also considered capacitive balance correction, varies the capacitive
load at the ADC input, thereby counter-acting the phase difference between the analog inputs while minimally
affecting amplitude. This function is useful for correcting the balance of transformers or filters that drive the ADC
analog inputs. 图 31 shows the measured HD2 resulting from an example 300-MHz imbalanced input signal
measured over the available amplitude and phase correction settings. Performance parameters in the Converter
Performance Characteristics are characterized with the amplitude and phase correction settings in the default
condition (no correction).
图 31. HD2 Optimization at 300 MHz Using Gain and Phase Imbalance Correction
22
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Feature Description (接下页)
8.3.3 Over-Range Detection
Over-range detection is available via the shared SDO/OVR dual-mode pin. Configuration of the SDO/OVR pin
into the over-range mode is done through the SPI. By default, the over-range mode is not selected. The
SDO/OVR pin asserts (logical high) when an over-range signal is detected at the input. The short delay from
when an over-range signal is incident at the input until the SDO/OVR output is asserted allows for almost
immediate detection of over-range signals without delay from the internal ADC pipeline latency or serial link
latency.
The input power threshold to indicate an over-range event is programmable via the SPI in steps of 128 codes
relative to the 16-bit code range of the data at the output of the ADC core.
After an over-range event occurs and the signal at the channel input reduces to a level below full-scale, an
internal counter begins counting to provide a hold function. When the counter reaches the hold counter threshold,
the over-range signal is de-asserted (logical low). The duration of the hold counter is programmable via the SPI
to hold for +3, +7, or +15 frame clock cycles. The counter is disabled (+0 cycles) by default to allow de-assertion
without holding.
8.3.4 Input Clock Divider
An input clock divider allows a high frequency clock signal to be distributed throughout the system and locally
divided down at the ADC device. The frequency at the CLKIN input may be divided down to the sampling rate of
the ADC by factors of 1, 2, or 4. Changing the clock divider setting initiates a JESD204 link re-initialization and
requires re-calibration of the ADC if the sampling rate is changed from the rate during the previous calibration
(see ADC Core Calibration).
8.3.5 SYSREF Detection Gate
When the signal at the SYSREF input is not actively toggling periodically, the SYSREF signal is considered to be
in an idle state. The idle state is recommended at any time the ADC31JB68 spurious performance must be
maximized. The SYSREF detection gate is provided to prevent transitions of the SYSREF signal in and out of the
idle state from impacting the JESD204B core. While the SYSREF signal is In the idle state, the SYSREF
detection gate should be used reject noise that may appear on the SYSREF signal.
The detection gate is the AND gate shown in 图 72. The gate enables or disables propagation of the SYSREF
signal through to the internal device logic. If the detection gate is disabled and a false edge appears at the
SYSREF input, the signal does not disrupt the internal clock alignment. Note that the SYSREF detection gate is
disabled by default; therefore, the device does not respond to a SYSREF edge until the detection gate is
enabled.
The SYSREF detection gate features is controlled through the SPI.
8.3.6 Serial Differential Output Drivers
The differential drivers that output the serial JESD204B data are voltage mode drivers with amplitude control and
de-emphasis features that may be configured through the SPI for a variety of different channel applications. Eight
amplitude control (VOD) and eight de-emphasis control (DEM) settings are available. Both VOD and DEM
register fields must be configured to optimize the noise performance of the serial link for a particular lossy
channel.
8.3.6.1 De-Emphasis Equalization
De-emphasis of the differential output is provided as a form of continuous-time linear equalization that imposes a
high-pass frequency response onto the output signal to compensate for frequency-dependent attenuation as the
signal propagates through the channel to the receiver. In the time-domain, the de-emphasis appears as the bit
transition transient followed by an immediate reduction in the differential amplitude, as shown in 图 32. The
characteristic appearance of the waveform changes with differential amplitude and the magnitude of de-
emphasis applied. The serial lane rate determines the available period of time during which the de-emphasis
transient settles. However, the lane rate does not affect the settling behavior of the applied de-emphasis. The de-
emphasis value is measured as the ratio (in units of [dB]) between the peak voltage after the signal transition to
the settled voltage value in one bit period. The data rate for this measurement is 1 Gb/s to allow settling of the
de-emphasis transient.
版权 © 2015–2019, Texas Instruments Incorporated
23
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
Feature Description (接下页)
图 32. De-emphasis of the Differential Output Signal
8.3.6.2 Serial Lane Inversion
The polarity of the individual serial data lanes can be controlled with the serial lane inversion enable function via
the SER_INV register. These controls simplify PCB routing of the serial lanes by allowing the transmitter to be
connected to the receiver with either polarity.
8.3.7 ADC Core Calibration
The ADC core of this device requires foreground calibration to be performed after power-up to achieve full
performance. Immediately after power-up, the ADC31JB68 device detects that the supplies and clock are valid,
waits for a power-up delay, and then performs a foreground calibration of the ADC core automatically. The
power-up delay is 9 × 106 sampling clock cycles or 18 ms at a 500-MSPS sampling rate. The calibration requires
approximately 1.0 × 106 sampling clock cycles.
If the system requires that the ADC31JB68 input clock divider value (CLKDIV) is set to 2 or 4, then ADC
calibration should be performed manually after CLKDIV has been set to the desired value. Manually calibrating
the ADC core is performed by changing to power down mode, returning to normal operation, and monitoring the
CAL_DONE bit in the JESD_STATUS register until calibration is complete. As an alternative to monitoring
CAL_DONE, the system may wait 1.5 × 106 sampling clock cycles until calibration completes.
When the ADC core enters normal conversion, background calibration monitors the performance of the device
and automatically adjusts the core to optimally correct for changes in the operating conditions such as supply
and temperature. The background calibration settling time is less than 375 × 106 sampling clock cycles.
8.3.8 Data Format
Data may be output in the serial stream as 2’s complement format (default) or as offset binary. This selection is
chosen via the SPI. The formatting is performed in the data path prior to JESD204B data framing and 8b/10b
encoding.
8.3.9 JESD204B Supported Features
The ADC31JB68 device supports a specific feature set of the JESD204B standard targeted to its intended
applications but does not implement all the flexibility of the standard. 表 1 summarizes the level of feature
support.
24
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Feature Description (接下页)
表 1. ADC31JB68 Feature Support for the JESD204B Serial Interface
Feature
Supported
Not Supported
Subclass
•
Subclass 1
•
•
•
Subclass 0, 2
•
•
•
AC coupled CLKIN
DC coupled CLKIN and SYSREF
Periodic, Pulsed Periodic and One-Shot SYSREF
Device Clock
(CLKIN) and
SYSREF
AC coupled SYSREF
•
Deterministic latency supported for subclass
implementations using standard SYSREF signal
1
Deterministic latency not supported for non-
standard implementations
Latency
•
•
•
LV-OIF-11G-SR interface and performance
AC coupled serial lanes
TX lane polarity inversion
Electrical layer
features
•
DC coupled serial lanes
•
•
F, S, L, and HD configuration is not independently
configurable
M, N, N’, CS, CF configuration is not
independently configurable
Idle link mode
Short and Long transport layer test patterns
•
•
•
L = 2 lanes
K configuration
Scrambling
Transport layer
features and
configuration
•
•
•
•
•
8b/10b encoding
Lane synchronization
D21.5, K28.5, ILA, PRBS7, PRBS15, PRBS23, Ramp test
sequences
Data link layer
features
•
RPAT/JSPAT test sequences
8.3.10 JESD204B Interface
The JESD204B transmitter block consists of the transport layer, the data scrambler and the link layer. The
transport layer maps the ADC output data into the selected JESD204B frame data format and manages the
transmission of ADC output data or test patterns. The link layer performs the 8b/10b data encoding as well as the
synchronization and initial lane alignment using the SYNCb input signal. Data from the transport layer can be
optionally scrambled.
JESD204B Block
Transport Layer
Link Layer
Frame Data
Mapping
8b/10b
encoding
Scrambler
1+x14+x15
S0/S1
Comma characters
Initial lane alignment
Test Patterns
SYNCb
图 33. JESD204B Transmitter Block
8.3.11 Transport Layer Configuration
The transport layer features supported by the ADC31JB68 device are a subset of possible features described in
the JESD204B standard. The configuration options are intentionally simplified to provide the lowest power and
most easy-to-use solution.
8.3.11.1 Lane Configuration
The digital data is output on two serial lanes that support JESD204B. The number of transmission lanes per
channel (L) is only 2. The serial data rate is 10 times the sampling rate. A 500 MSPS sampling rate corresponds
to a 5.0 Gb/s per lane rate.
版权 © 2015–2019, Texas Instruments Incorporated
25
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.3.11.2 Frame Format
The lanes per device (L), octets per frame (F), samples per frame (S), and high-density mode (HD) parameters
are not independently configurable. The N, N’, CS, CF, M, and HD parameters are fixed and not configurable. 表
2 lists the available JESD204B formats and valid ranges for the ADC31JB68. The ranges are limited by the
Serdes line rate and the maximum ADC sample frequency. 图 34 shows the data format.
表 2. Available JESD204B Formats and Valid Ranges
MAX ADC SAMPLING RATE
(Msps)
MAX fSERDES
(Gbps)
L
M
F
S
2
1
1
1
500
5.0
D[15:0] = 16-bit Word
Octet 0
(MSB)
(LSB)
L=2
S=1
F=1
N=16
CS=0
N‘=16
D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8]
Lane 0
Lane 1
D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]
图 34. Transport Layer Definitions for the Supported-Lane Configurations
8.3.11.3 ILA Information
表 3 summarizes the information transmitted during the initial lane alignment (ILA) sequence. Mapping of these
parameters into the data stream is described in the JESD204B standard.
表 3. Configuration of the JESD204B Serial-Data Receiver
Parameter
ADJCNT
Description
Logical Value
Encoded Value
DAC LMFC adjustment
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
1
1
ADJDIR
BID
DAC LMFC adjustment direction
Bank ID
CF
Number of control words per frame clock period per link
Number of control bits per sample
Device identification number
Number of octets per frame (per lane)(1)
High-density format
CS
DID
F
HD
JESDV
JESD204 version
Set by register
as 17 to 32
K
Number of frames per multi-frame(1)
16 to 31
L
Number of lanes per link(1)
2
1
0 or 1
0
LID
Lane identification number
Number of converters per device(1)
0 (lane 0), 1 (lane 1)
M
1
16
16
0
(1)
N
Converter resolution
15
15
0
N’
Total number of bits per sample(1)
PHADJ
S
Phase adjustment request to DAC
Number of samples per converter per frame cycle(1)
1
0
Set by register
as 0 (disabled) or 1
SCR
Scrambling enabled
0 or 1
SUBCLASSV
RES1
Device subclass version
Reserved field 1
Reserved field 2
Checksum(2)
1
1
0
0
0
0
RES2
FCHK
Computed
Computed
(1) These parameters have a binary-value-minus-1 encoding applied before being mapped into the link configuration octets. For example, F
= 1 is encoded as 0.
(2) Example: For K=32, lane 0, scrambler disabled, the FCHK value in the ILA will be 0x41 (hex) or 65 (decimal)
26
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Scrambling of the output serial data is supported and conforms to the JESD204B standard. Scrambling is
disabled by default, but may be enabled via the SPI. When scrambling is enabled, the ADC31JB68 device
supports the early synchronization option by the receiver during the ILA sequence, although the ILA sequence
data is never scrambled.
8.3.12 Test Pattern Sequences
The SPI may enable the following test pattern sequences. Short- and long-transport layer, RPAT, and JSPAT
sequences are not supported.
表 4. Supported Test Pattern Sequences
Test Pattern
Description
Common Purpose
Data is transmitted across a normal link but ADC sampled
data is replaced with D21.5 symbols, resulting in an
alternating 1 and 0 pattern (101010...) on each serial lane.
After enabling this pattern, the JESD204B link must be re-
initialized.
D21.5
K28.5
Jitter or system debug
Continuous K28.5 symbols are output on each serial lane.
Link initialization is not possible nor required.
System debug
System debug
ILA repeats indefinitely on each serial lane. After enabling this
pattern, the JESD204B link must be reinitialized.
Repeated ILA
Ramp
Data is transmitted across a normal link but ADC sampled
data is replaced with a ramp pattern. The ramp ascends
through a 16-bit range and the step is programmable. After
enabling this pattern, the JESD204B link must be reinitialized.
System debug and transport layer verification
Jitter and bit error rate testing
Standard pseudo-random bit sequences are output on each
serial lane. PRBS 7/15/23 Complies with ITU-T O.150
specification and is compatible with J-BERT equipment. Link
initialization is not possible nor required.
PRBS
8.3.13 JESD204B Link Initialization
A JESD204B link is established via link initialization, which involves the following steps: frame alignment, code
group synchronization, and initial lane synchronization. These steps are shown in 图 35. Link initialization must
occur between the transmitting device (ADC) and receiving device before sampled data may be transmitted over
the link. The link initialization steps described here are specifically for the ADC31JB68 device, supporting
JESD204B subclass 1.
SYSREF assertion
latched
SYNCb assertion
latched
SYNCb de-assertion
latched
t
S-SYNCb-F
t
S-SYNCb
t
S-SYNCb-F
t
H-SYNCb-F
K28.5
SYNCb
t
ILA
ILA
D-ILA
XXX
XXX
K28.5
ILA
Valid Data
Serial Data
t
H-SYS
t
t
t
D-DATA
D-K28
t
S-SYS
CLKIN
SYSREF
t
PL-SYS
t
PH-SYS
Tx Frame Clk
t
Tx LMFC Boundary
D-LMFC
Code Group
Synchronization
Initial Frame and Lane
Synchronization
Data
Transmission
Frame Clock
Alignment
图 35. Link-initialization Timing and Flow Diagram
版权 © 2015–2019, Texas Instruments Incorporated
27
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.3.13.1 Frame Alignment
The Frame Alignment step requires alignment of the frame and local multi-frame clocks within the ADC31JB68
device to an external reference. This is accomplished by providing the device clock and SYSREF clock to the
CLKIN and SYSREF inputs, respectively. The ADC31JB68 device aligns its frame clock and LMFC to any
SYSREF rising edge event, offset by a SYSREF-to-LMFC propagation delay.
The SYSREF signal must be source synchronous to the device clock; therefore, the SYSREF rising edge must
meet setup and hold requirements relative to the signal at the CLKIN input. If these requirements cannot be met,
then the alignment of the internal frame and multi-frame clocks cannot be specified. As a result, a link may still
be established, but the latency through the link cannot be deterministic. Frame alignment may occur at any time
but a re-alignment of the internal frame clock and LMFC will break the link. Note that frame alignment is not
required for the ADC31JB68 device to establish a link because the device automatically generates the clocks on
power-up with unknown phase alignment.
8.3.13.2 Code Group Synchronization
Code Group Synchronization is initiated when the receiver sends a synchronization request by asserting the
SYNCb input of the ADC31JB68 device to a logic low state (SYNCb+ < SYNCb–). After the SYNCb assertion is
detected, the ADC31JB68 device outputs K28.5 symbols on all serial lanes. These symbols are used by the
receiver to synchronize and time align its clock and data recovery (CDR) block to the known symbols. The
SYNCb signal must be asserted for at least 4 frame clock cycles otherwise the event is ignored by the
ADC31JB68 device. Code group synchronization is completed when the receiver de-asserts the SYNCb signal to
a logic high state.
After the ADC31JB68 detects a de-assertion of its SYNCb input, the Initial Lane Synchronization step begins on
the following LMFC boundary. The ADC31JB68 device outputs 4 multi-frames of information that compose the
ILA sequence. This sequence contains information about the data transmitted on the link. The initial lane
synchronization step and link initialization conclude when the ILA is finished and immediately transitions into
Data Transmission. During data transmission, valid sampled data is transmitted across the link until the link is
broken.
28
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
ADC Core Calibration Complete
(after power up or Power Down Mode Exit)
Initialize
Default
Frame Clock
and LMFC
Alignment
Sleep Mode Exit
Clock Alignment and
Synchronization Requests
SYSREF
Assertion
Detected
LMFC
Alignment
Error?
Frame
Alignment
Error?
YES
Re-align
Frame
Clock
YES
Serializer
PLL
Calibration
& LMFC
NO
NO
SYNCb
Assertion
Detected
Send K28.5
Characters
Wait for
Next LMFC
Boundary
SYNCb
De-Asserted?
NO
Send ILA
Sequence
Send Encoded
Sampled Data
YES
JESD204B Link
Initialization
Valid Data
Transfer
图 36. Device Start-Up and JESD204B Link Synchronization Flow Chart
The flowchart in 图 36 describes how the ADC31JB68 device initializes the JESD204B link and reacts to
changes in the link. After the ADC core calibration is finished, the ADC31JB68 device begins with PLL calibration
and link initialization using a default frame clock and LMFC alignment by sending K28.5 characters. PLL
calibration requires approximately 153×103 sampling clock cycles. If SYNCb is not asserted, then the device
immediately advances to the ILA sequence at the next LMFC boundary. If SYNCb is asserted, then the device
continues to output K28.5 characters until SYNCb is de-asserted.
When a SYSREF rising edge event is detected, then the ADC31JB68 device compares the SYSREF event to the
current alignment of the LMFC. If the SYSREF event is aligned to the current LMFC alignment, then no action is
taken and the device continues to output data. If misalignment is detected, then the SYSREF event is compared
to the frame clock. If misalignment of the frame clock is also detected, then the clocks are re-aligned and the link
is reinitialized. If the frame clock is not misaligned, then the frame clock alignment is not updated. In the cases
that a SYSREF event causes a link re-initialization, the ADC31JB68 device begins sending K28.5 characters
without a SYNCb assertion and immediately transitions to the ILA sequence on the next LMFC boundary unless
the SYNCb signal is asserted. Anytime the frame clock and LMFC are re-aligned, the serializer PLL must
calibrate before code group synchronization begins. SYSREF events must not occur during ADC31JB68 device
power-up, ADC calibration, or PLL calibration. The JESD_STATUS register is available to check the status of the
ADC31JB68 device and the JESD204B link.
If a SYNCb assertion is detected for at least 4 frame clock cycles, the ADC31JB68 device immediately breaks
the link and sends K28.5 characters until the SYNCb signal is de-asserted.
When exiting sleep mode, the frame clock and LMFC are started with a default (unknown) phase alignment, PLL
calibration is performed, and the device immediately transitions into sending K28.5 characters.
版权 © 2015–2019, Texas Instruments Incorporated
29
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.3.14 SPI
The SPI allows access to the internal configuration registers of the ADC through read and write commands to a
specific address. The interface protocol has a 1-bit command, 15-bit address word and 8-bit data word as shown
in 图 37. A read or write command is 24 bits in total, starting with the read or write command bit where 0
indicates a write command and 1 indicates a read command. The read or write command bit is clocked into the
device on the first rising edge of SCLK after CSb is asserted to 0. During a write command, the 15-bit address
and 8-bit data values follow the read or write bit MSB-first and are latched on the rising edge of SCLK. During a
read command, the SDO output is enabled shortly after the 16th rising edge of SCLK and outputs the read value
MSB first before the SDO output is returned to a high impedance state. The read or write command is completed
on the SCLK rising edge on which the data word’s LSB is latched. CSb may be de-asserted to 1 after the LSB is
latched into the device.
The SPI allows command streaming where multiple commands are made without de-asserting CSb in-between
commands. The commands in the stream must be of similar types, either read or write. Each subsequent
command applies to the register address adjacent to the register accessed in the previous command. The
address order can be configured as either ascending or descending. Command streaming is accomplished by
immediately following a completed command with another set of 8 rising edges of SCLK without de-asserting
CSb. During a write command, an 8-bit data word is input on the SDI input for each subsequent set of SCLK
edges. During a read command, data is output from SDO for each subsequent set of SCLK edges. Each
subsequent command is considered finished after the 8th rising edge of SCLK. De-asserting CSb aborts an
incomplete command.
The SDO output is high impedance at all times other than during the final portion of a read command. During the
time that the SDO output is active, the logic level is determined by a configuration register. The SPI output logic
level must be properly configured after power up and before making a read command to prevent damaging the
receiving device or any other device connected to the SPI bus. Until the SPI_CFG register is properly configured,
voltages on the SDO output may be as high as the VA3.0 supply during a read command. The SDI, SCLK, and
CSB pins are all 1.2-V to 3.0-V compatible.
CSB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
SCLK
SDI
COMMAND FIELD
DATA FIELD
R/W A14 A13 A12 A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
D7
D6
D6
D5
D4
D3
D2
D1
D1
D0
R=1
W=0
(MSB)
(LSB)
(MSB)
(LSB)
Address (15-bits)
Write DATA (8-bits)
Hi-Z
D7
D5
D4
D3
D2
D0
SDO
(MSB)
(LSB)
Read DATA (8-bits)
Single Access Cycle
图 37. Serial Interface Protocol
8.4 Device Functional Modes
8.4.1 Power-Down and Sleep Modes
Power-down and sleep modes are provided to allow the user to reduce the power consumption of the device
without disabling power supplies. Both modes reduce power consumption by the same amount but they differ in
the amount of time required to return to normal operation. Upon changing from Power Down back to Normal
operation, an ADC calibration routine is performed. Waking from sleep mode does not perform ADC calibration
(see ADC Core Calibration for more details). Neither power-down mode nor sleep mode resets configuration
registers.
30
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8.5 Register Map
表 5. ADC31JB68 Register Map
Register
ADDRESS
DFLT
b[7]
b[6]
b[5]
b[4]
b[3]
b[2]
b[1]
b[0]
CONFIG_A
0x0000
0x3C
SR
Res (0)
ASCEND
Res (1)
PAL[3:0]
Address 0x0001 Reserved
Reserved (000000)
Reserved (0000)
DEVICE _CONFIG
CHIP_TYPE
0x0002
0x0003
0x0004
0x0005
0x0006
0x00
0x03
0x11
0x00
0x00
PD_MODE[1:0]
CHIP_TYPE[3:0]
CHIP_ID[7:0]
CHIP_ID[15:8]
CHIP_ID
CHIP _VERSION
CHIP_VERSION[7:0]
Address 0x0007-0x000B Reserved
VENDOR_ID[7:0]
VENDOR_ID[15:8]
Reserved (000000)
0x000C
0x000D
0x0010
0x51
0x04
0x01
VENDOR_ID
SPI_CFG
OM1
VSPI[1:0]
SYSG
_EN
0x0012
0xC1
DF
SYS_CM[1:0]
Res (00)
Res(01)
OM2
0x0013
0x0014
0x20
0x00
Reserved (001000)
AMPADJ[2:0]
CLKDIV [1:0]
IMB_ADJ
Res (0)
PHADJ[3:0]
Address 0x0016-0x003A Reserved
Reserved (0000000)
Reserved (000000)
OVR_TH[7:0]
OVR_EN
OVR_HOLD
OVR_TH
0x003A
0x003B
0x003C
0x003D
0x00
0x00
0x00
0x00
OVR_EN
OVR_HOLD[1:0]
DC_MODE
Reserved (00000)
DC_TC[1:0]
DC_EN
Address 0x003E-0x0046 Reserved
SER_CFG
0x0047
0x00
Res(0)
VOD[2:0]
Res (0)
DEM[2:0]
Address 0x0048-0x005F Reserved
SCR
_EN
JESD
_EN
JESD_CTRL1
JESD_CTRL2
0x0060
0x7F
K_M1[4:0]
Res (0)
0x0061
0x0062
0x0063
0x00
0x01
0x00
Reserved (0000)
Reserved (0000)
JESD_TEST_MODE[3:0]
SO0_IN
JESD_RSTEP[7:0]
JESD_RSTEP[15:8]
JESD_RSTEP
SER_INV
SO1_INV
_EN
0x0064
0x00
V
_EN
Reserved (00)
Address 0x0065-0x006B Reserved
RE
ALIGN
PLL
_LOCK
CAL
_DONE
CLK
_RDY
JESD_STATUS
0x006C
N/A
Res (0)
LINK
SYNC
ALIGN
Address 0x006D- Reserved
版权 © 2015–2019, Texas Instruments Incorporated
31
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.5.1 Register Descriptions
8.5.1.1 CONFIG_A (address = 0x0000) [reset = 0x3C]
图 38. CONFIG_A
7
6
5
4
Reserved
R
3
2
1
0
SR
R/W
Reserved
R/W
ASCEND
R/W
PAL[3:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 6. CONFIG_A
Bit
Field
Type
Reset
Description
7
SR
R/W
0
Setting this soft reset bit causes all registers to be reset to their
default state. This bit is self-clearing.
6
5
Reserved
ASCEND
R/W
R/W
0
1
Reserved and must be written with 0.
Order of address change during streaming read or write
commands.
0 : Address is decremented during streaming reads or writes.
1 : Address is incremented during streaming reads or writes
(default).
4
Reserved
PAL[3:0]
R
1
Reserved and must be written with 1.
3:0
R/W
1100
Palindrome bits are bit 3 = bit 4, bit 2 = bit 5, bit 1 = bit 6, and bit
(1)
0 = bit 7.
(1) All writes to this register must be a palindrome (for example, bits [3:0] are a mirror image of bits [7:4]). If the data is not a palindrome,
the entire write is ignored.
8.5.1.2 DEVICE CONFIG (address = 0x0002) [reset = 0x00]
图 39. DEVICE CONFIG
7
6
5
4
3
2
1
0
Reserved
R/W
PD_MODE [1:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 7. DEVICE CONFIG
Bit
7:2
1:0
Field
Type
R/W
R/W
Reset
000000
00
Description
Reserved and must be written with 000000.
PD_MODE [1:0]
Power-down mode
00 : Normal operation (default)
01 : Reserved
10 : Sleep operation (low power, fastest resume)
11 : Power-down (lowest power)
32
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8.5.1.3 CHIP_TYPE (address = 0x0003 ) [reset = 0x03]
图 40. CHIP_TYPE
7
6
5
4
3
2
1
0
Reserved
R/W
CHIP_TYPE
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 8. CHIP_TYPE
Bit
7:4
3:0
Field
Type
R/W
R
Reset
0000
0011
Description
Reserved and must be written with 0000.
CHIP_TYPE [3:0]
Chip type that always returns 0x3, indicating that the part is a
high-speed ADC
8.5.1.4 CHIP_ID (address = 0x0005, 0x0004) [reset = 0x00, 0x1B]
图 41. CHIP_ID
7
6
5
4
3
2
1
0
CHIP_ID
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 9. CHIP_ID
Bit
Field
Type
Reset
Description
0x0004[7: CHIP_ID [7:0]
0]
R
0x1B
Chip ID least significant word
0x0005[7: CHIP_ID [15:8]
0]
R
0x00
Chip ID most significant word
8.5.1.5 CHIP_VERSION (address =0x0006) [reset = 0x00]
图 42. CHIP_VERSION
7
6
5
4
3
2
1
0
CHIP_VERSION
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 10. CHIP_VERSION
Bit
Field
Type
Reset
Description
7:0
CHIP_VERSION [7:0]
R
0x00
Chip version
版权 © 2015–2019, Texas Instruments Incorporated
33
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.5.1.6 VENDOR_ID (address = 0x000D, 0x000C) [reset = 0x04, 0x51]
图 43. VENDOR_ID
7
6
5
4
3
2
1
0
VENDOR_ID
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 11. VENDOR_ID
Bit
Field
Type
Reset
Description
Vendor ID. Texas Instruments vendor ID is 0x0451.
0x000C[7: VENDOR_ID [7:0]
0]
R
0x51
0x000D[7: VENDOR_ID [15:8]
0]
R
0x04
8.5.1.7 SPI_CFG (address = 0x0010 ) [reset = 0x01]
图 44. SPI_CFG
7
6
5
4
3
2
1
0
Reserved
R/W
VSP
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 12. SPI_CFG
Bit
7:2
1:0
Field
Type
R/W
R/W
Reset
000000
01
Description
Reserved and must be written with 000000.
Reserved
VSPI[1:0]
SPI logic level controls the SDO output logic level.
00 : 1.2 V
01 : 3.0 V (default)
10 : Reserved
11 : 1.8 V
This register must be configured (written) before making a read
command with a SPI that is not a 3-V logic level. The SPI inputs
(SDI, SCLK, and CSb) are compatible with logic levels ranging
from 1.2 to 3 V.
34
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8.5.1.8 OM1 (Operational Mode 1) (address = 0x0012) [reset = 0xC1]
图 45. OM1 (Operational Mode 1)
7
6
5
4
3
2
1
0
DF
SYS)CM[1:0]
R/W
Reserved
R/W
SYSG_EN
R/W
Reserved
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 13. OM1 (Operational Mode 1)
Bit
Field
Type
Reset
Description
7
DF
R/W
1
Output data format
0 : Offset binary
1 : Signed 2s complement (default)
6:5
SYS_CM[1:0]
R/W
10
SYSREF Common-Mode Configuration
When the SYSREF signal interface is DC coupled, the
SYSREF+/- input receiver must be configured to appropriately
match the common-mode of the received signal. Set the register
field according to the expected common-mode.
00 : 0.4 V - 0.59 V (RTAIL = Open)
01 : 0.6 V - 0.99 V (RTAIL = 4 kΩ)
10 : 1.0 V - 1.49 V (RTAIL = 1 kΩ, default)
11 : 1.5 V - 2.0 V (RTAIL = 0 Ω)
•
The RTAIL indicates the value of the variable resistor shown
in 图 72
4:3
2
Reserved
R/W
R/W
00
0
Reserved and must be written with 00.
SYSG_EN
SYSREF detection gate enable
0 : SYSREF gate is disabled; (input is ignored, default)
1 : SYSREF gate is enabled
1:0
Reserved
R/W
01
Reserved. Must be written with 01.
版权 © 2015–2019, Texas Instruments Incorporated
35
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.5.1.9 OM2 (Operational Mode 2) (address = 0x0013) [reset = 0x20]
图 46. OM2 (Operational Mode 2)
7
6
5
4
3
2
1
0
Reserved
R/W
CLKDIV
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 14. OM2 (Operational Mode 2)
Bit
7:2
1:0
Field
Type
R/W
R/W
Reset
001000
00
Description
Reserved and must be written with 001000.
Reserved
CLKDIV[1:0]
Clock divider ratio. Sets the value of the clock divide factor,
CLKDIV
00 : Divide-by-1, CLKDIV = 1 (default)
01 : Divide-by-2, CLKDIV = 2
10 : Divide-by-4, CLKDIV = 4
11 : Reserved
8.5.1.10 IMB_ADJ (Imbalance Adjust) (address = 0x0014) [reset = 0x00]
图 47. IMB_ADJ (Imbalance Adjust)
7
6
5
4
3
2
1
0
Reserved
R/W
AMPADJ[2:0]
R/W
PHADJ[3:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 15. IMB_ADJ (Imbalance Adjust)
Bit
7
Field
Type
R/W
R/W
Reset
0
Description
Reserved. Must be written with 0.
Reserved
AMPADJ[2:0]
6:4
000
Analog input amplitude imbalance correction
7 = +30 Ω VIN+, –30 Ω VIN–
6 = +20 Ω VIN+, –20 Ω VIN–
5 = +10 Ω VIN+, –10 Ω VIN–
4 = Reserved
3 = –30 Ω VIN+, +30 Ω VIN–
2 = –20 Ω VIN+, +20 Ω VIN–
1 = –10 Ω VIN+, +10 Ω VIN–
0 = +0 Ω VIN+, –0 Ω VIN– (default)
Resistance changes indicate variation of the internal single-
ended termination
3:0
PHADJ[3:0]
R/W
0000
Analog input phase imbalance correction
15 = +1.68 pF VIN–
...
10 = +0.48 pF VIN–
9 = +0.24 pF VIN–
8 = Reserved
7 = +1.68 pF VIN+
...
2 = +0.48 pF VIN+
1 = +0.24 pF VIN+
0 = +0 pF VIN+, +0 pF VIN– (default)
Capacitance changes indicate the addition of internal capacitive
load on the given pin.
36
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8.5.1.11 OVR_EN (Over-Range Enable) (address = 0x003A) [reset = 0x00]
图 48. OVR_EN (Over-Range Enable)
7
6
5
4
3
2
1
0
Reserved
R/W
OVR_EN
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 16. OVR_EN (Over-Range Enable)
Bit
7:1
0
Field
Type
R/W
R/W
Reset
000000
0
Description
Reserved
OVR_EN
Reserved and must be written as 000000.
Over-range Enable.
0 : Over-Range function is disabled. (default)
1 : Over-Range function is enabled and output via the SDO pin.
8.5.1.12 OVR_HOLD (Over-Range Hold) (address = 0x003B) [reset = 0x00]
图 49. OVR_HOLD (Over-Range Hold)
7
6
5
4
3
2
1
0
Reserved
R/W
OVR_HOLD [1:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 17. OVR_HOLD (Over-Range Hold)
Bit
7:2
1:0
Field
Type
R/W
R/W
Reset
000000
00
Description
Reserved and must be written as 000000.
Reserved
OVR_HOLD [1:0]
Over-range hold function. In the event of an input signal larger
than the full-scale range, an over-range event occurs and the
over-range indicators are asserted. OVR_HOLD determines the
amount of time the over-range indicators remain asserted after
the input signal has reduced below full-scale.
00 : OVR indicator extended by +0 clock cycles (default)
01 : OVR indicator extended by +3 clock cycles
10 : OVR indicator extended by +7 clock cycles
11 : OVR indicator extended by +15 clock cycles
Note:
•
The unit of clock cycles corresponds to the period of the
internal sampling clock.
•
The over-range indicators also experience a latency from
when the over-range signal is sampled to when the indicator
is asserted or de-asserted.
版权 © 2015–2019, Texas Instruments Incorporated
37
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.5.1.13 OVR_TH (Over-Range Threshold) (address = 0x003C) [reset = 0x00]
图 50. OVR_TH (Over-Range Threshold)
7
6
5
4
3
2
1
0
OVR_TH [7:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 18. OVR_TH (Over-Range Threshold)
Bit
Field
Type
Reset
Description
7:0
OVR_TH [7:0]
R/W
00000000
Over-range threshold. This field is an unsigned value from 0 to
255. OVR_TH sets the over-range detection thresholds for the
ADC. If the 16-bit signed data exceeds the thresholds, then
the over-range bit is set. The 16-bit thresholds are ± OVR_TH
× 128 codes from the low and high full-scale codes (32767
and –32768 in signed 2s complement). If OVR_TH is 0, then
the default threshold is used (full scale).
16-bit Threshold
Threshold Relative
to Peak Full Scale
[dB]
2
Offset
OVR_TH
Complemen
t
Binary
255 (0xFF)
254 (0xFE)
±32640
±32512
65408 / 128
65280 / 256
–0.03
–0.07
49152 /
16,384
128 (0x80)
±16384
–6.02
33024 /
32512
2 (0x02)
1 (0x01)
±256
±128
–42.14
–48.16
–0.0
32896 /
32640
0 (0x00)
(default)
+32767 /
–32768
65535 / 0
38
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8.5.1.14 DC_MODE (DC Offset Correction Mode) (address = 0x003D) [reset = 0x00]
图 51. DC_MODE (DC Offset Correction Mode)
7
6
5
4
3
2
1
0
Reserved
R/W
TC_DC[1:0]
R/W
DC_EN
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 19. DC_MODE (DC Offset Correction Mode)
Bit
7:3
2:1
Field
Type
R/W
R/W
Reset
00000
00
Description
Reserved
TC_DC[1:0]
Reserved and must be written as 00000.
DC offset filter time constant.
The time constant determines the filter bandwidth of the DC high-pass
filter.
Time Constant
(FS = 500 MSPS) (FS = 500 MSPS)
3-dB Bandwidth
3-dB Bandwidth
(Normalized)
TC_TD
00
01
10
11
8.6 µs
65 µs
18.5 kHz
2.45 kHz
303 Hz
38 Hz
37e–6 × Fs
4.9e–6 × Fs
605e–9 × Fs
76e–9 × Fs
526 µs
4.2 ms
0
DC_EN
R/W
0
DC offset correction enable
0 : Disable DC offset correction
1 : Enable DC offset correction
版权 © 2015–2019, Texas Instruments Incorporated
39
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.5.1.15 SER_CFG (Serial Lane Transmitter Configuration) (address = 0x0047) [reset = 0x00]
图 52. SER_CFG (Serial Lane Transmitter Configuration)
7
6
5
4
3
2
1
0
Reserved
R/W
VOD[2:0]
R/W
Reserved
R/W
DEM[2:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 20. SER_CFG (Serial Lane Transmitter Configuration)
Bit
7
Field
Type
R/W
R/W
Reset
0
Description
Reserved
VOD[2:0]
Reserved. Must be written as 0.
6:4
000
Serial-lane transmitter driver output differential peak-to-peak
voltage amplitude.
000 : 0.400 V (default)
001 : 0.470 V
010 : 0.540 V
011 : 0.610 V
100 : 0.670 V
101 : 0.740 V
110 : 0.790 V
111 : 0.840 V
Reported voltage values are nominal values at low-lane rates
with de-emphasis disabled.
3
Reserved
DEM[2:0]
R/W
R/W
0
Reserved and must be written as 0.
2:0
000
Serial lane transmitted de-emphasis.
000 : 0 dB
001 : –0.8 dB
010 : –2.4 dB
011 : –3.8 dB
100 : –4.9 dB
101 : –6.3 dB
110 : –7.7 dB
111 : –10.3 dB
Reported de-emphasis values are nominal values at low-lane
rates with VOD = 4.
40
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8.5.1.16 JESD_CTRL1 (JESD Configuration Control 1) (address = 0x0060) [reset = 0x7F]
Note: Before altering any parameters in this register, JESD_EN must be set = 0. Changing parameters while
JESD_EN = 1 is not supported.
图 53. JESD_CTRL1 (JESD Configuration Control 1)
7
6
5
4
3
2
1
0
SCR_EN
R/W
K_M1[4:0]
R/W
Reserved
R/W
JESD_EN
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 21. JESD_CTRL1 (JESD Configuration Control 1)
Bit
Field
Type
Reset
Description
7
SCR_EN
R/W
0
Scrambler enable.
0 : Disabled (default)
1 : Enabled
Note:
•
JESD_EN must be set to 0 before altering this field.
6:2
K_M1[4:0]
R/W
11111
Number of frames per multi-frame minus 1.
The binary values of K_M1 represent the value (K – 1)
00000 : Reserved
00001 : Reserved
…
01111 : Reserved
10000 : K = 17
…
11111 : K = 32 (default)
Note:
•
K must be in the range 17 to 32. Values outside this range
are either reserved or may produce unexpected results.
•
JESD_EN must be set to 0 before altering this field.
1
0
Reserved
JESD_EN
R/W
R/W
1
1
Reserved and must be written with 1.
JESD204B link enable.
When enabled, the JESD204B link synchronizes and transfers
data normally. When the link is disabled, the serial transmitters
output a repeating, alternating 01010101 stream.
0 : Disabled
1 : Enabled (default)
版权 © 2015–2019, Texas Instruments Incorporated
41
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.5.1.17 JESD_CTRL2 (JESD Configuration Control 2) (address = 0x0061) [reset = 0x00]
图 54. JESD_CTRL2 (JESD Configuration Control 2)
7
6
5
4
3
2
1
0
Reserved
R/W
ESD_TEST_MODES[3:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 22. JESD_CTRL2 (JESD Configuration Control 2)
Bit
7:4
3:0
Field
Type
R/W
R/W
Reset
0000
0000
Description
Reserved
Reserved. Must be written as 0000.
ESD_TEST_MODES[3:0]
JESD204B test modes.
0000 : Test mode disabled. Normal operation (default)
0001 : PRBS7 test mode
0010 : PRBS15 test mode
0011 : PRBS23 test mode
0100 : Reserved
0101 : ILA test mode
0110 : Ramp test mode
0111 : K28.5 test mode
1000 : D21.5 test mode
1001: Logic low test mode (serial outputs held low)
1010: Logic high test mode (serial outputs held high)
1011 – 1111 : Reserved
Note:
•
JESD_EN must be set to 0 before altering this field.
42
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
8.5.1.18 JESD_RSTEP (JESD Ramp Pattern Step) (address = 0x0063, 0x0062) [reset = 0x00, 0x01]
图 55. JESD_RSTEP (JESD Ramp Pattern Step)
7
6
5
4
3
2
1
0
JESD_RSTEP
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 23. JESD_RSTEP (JESD Ramp Pattern Step)
Bit
Field
Type
Reset
Description
0x0062[7: JESD_RSTEP [7:0]
0]
R/W
0x01
JESD204B ramp test mode step
The binary value JESD_RSTEP[15:0] corresponds to the step of
the ramp mode step. A value of 0x0000 is not allowed.
Note:
0x0063[7: JESD_RSTEP [15:8]
0]
R/W
0x00
•
JESD_EN must be set to 0 before altering this field.
8.5.1.19 SER_INV (Serial Lane Inversion Control) (address = 0x0064) [reset = 0x00]
图 56. SER_INV (Serial Lane Inversion Control)
7
6
5
4
3
2
1
0
Reserved
R/W
SO1_INV_EN
R/W
SO0_INV_EN
R/W
Reserved
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 24. SER_INV (Serial Lane Inversion Control)
Bit
7:4
3
Field
Type
R/W
R/W
R/W
Reset
0000
0
Description
Reserved
Reserved. Must be written as 0000.
SO1_INV_EN
SO0_INV_EN
Serial Lane Inversion enable for SO1 and SO0 Output Drivers
0 : Non-Inverted Polarity (default)
1 : Inverted Polarity
Note:
2:
0
•
JESD_EN must be set to 0 before altering this field.
1:0
Reserved
R/W
00
Reserved. Must be written as 00.
版权 © 2015–2019, Texas Instruments Incorporated
43
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
8.5.1.20 JESD_STATUS (JESD Link Status) (address = 0x006C) [reset = N/A]
图 57. JESD_STATUS (JESD Link Status)
7
Reserved
R
6
LINK
R
5
SYNC
R
4
3
2
PLL_LOCK
R
1
CAL_DONE
R
0
CLK_RDY
R
REALIGN
R/W
ALIGN
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
表 25. JESD_STATUS (JESD Link Status)
Bit
7
Field
Type
R
Reset
N/A
Description
Reserved
LINK
Reserved.
6
R
N/A
JESD204B link status
This bit is set when synchronization is finished, transmission of
the ILA sequence is complete, and valid data is being
transmitted.
0 : Link not established
1 : Link established and valid data transmitted
5
SYNC
R
N/A
JESD204B link synchronization request status
This bit is cleared when a synchronization request is received at
the SYNCb input.
0 : Synchronization request received at the SYNCb input and
synchronization is in progress
1 : Synchronization not requested
Note:
•
SYNCb must be asserted for at least four local frame clocks
before synchronization is initiated. The SYNC status bit
reports the status of synchronization, but does not
necessarily report the current status of the signal at the
SYNCb input.
4
3
REALIGN
R/W
R/W
N/A
N/A
SYSREF re-alignment status
This bit is set when a SYSREF event causes a shift in the phase
of the internal frame or LMFC clocks.
Note:
•
•
Write a 1 to REALIGN to clear the bit field to a 0 state.
SYSREF events that do not cause a frame or LMFC clock
phase adjustment do not set this register bit.
•
If CLK_RDY becomes low, this bit is cleared.
ALIGN
SYSREF alignment status
This bit is set when the ADC has processed a SYSREF event
and indicates that the local frame and multi-frame clocks are
now based on a SYSREF event.
Note:
•
•
•
Write a 1 to ALIGN to clear the bit field to a 0 state.
Rising-edge SYSREF event sets ALIGN bit.
If CLK_RDY becomes low, this bit is cleared.
2
1
PLL_LOCK
CAL_DONE
R
R
N/A
N/A
PLL lock status. This bit is set when the PLL has achieved lock.
0 : PLL unlocked
1 : PLL locked
ADC calibration status
This bit is set when the ADC calibration is complete.
0 : Calibration currently in progress or not yet completed
1 : Calibration complete
Note:
•
Calibration must complete before SYSREF detection
(SYS_EN) can be enabled.
0
CLK_RDY
R
N/A
Input clock status
This bit is set when the ADC is powered-up and detects an
active clock signal at the CLKIN input.
0 : CLKIN not detected
1 : CLKIN detected
44
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
9 Application and Implementation
注
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
9.1.1 Optimizing Converter Performance
9.1.1.1 Internal Noise Sources
The signal to noise ratio of the ADC is limited by the following noise sources inherent to the device: 1)
Quantization Noise, 2) Thermal Noise, 3) Sampling Instant Noise (Aperture Jitter). These sources combine
together to limit the noise performance of the converter as described by 公式 1. Noise sources external to the
ADC can generally be included in this equation as an RMS summation to determine system performance.
ö2
÷
Thermal Noise
SNR
SNR
Jitter
SNRQuantizatoin Noise
æ
ö2
÷
÷
÷
ø
æ
ö2
÷
÷
÷
ø
æ
-
-
-
ç
ç
20
20
20
ç
SNRADC[dBc] = -20´log 10
+ 10
+ 10
ç
ç
ç
è
÷
ç
ç
ø
è
è
(1)
Quantization noise is independent of the input signal but does not affect the noise performance of the
ADC31JB68 because the SNR limitation of a 16-bit ADC due to quantization noise is 96-dB, well above the SNR
of this device. The thermal noise is input independent, spread evenly across the spectrum, and the main
limitation for signals with lower frequencies or lower amplitudes.
If quantization and thermal noise is ignored, the fundamental SNR limitation due to aperture jitter can be
calculated using 公式 2.
SNRJitter[dBc] = –20 × log(2π × ƒin × Tjitter
)
(2)
Signals with larger amplitudes and higher frequencies introduce signal dependent sampling instant noise due to
the Jitter on the sampling clock edge. This noise includes a broadband component that raises the overall noise
spectral density as well as a in-close noise component that is spectrally shaped and concentrates around the
signal in the spectrum. The differential clock receiver of the ADC31JB68 has a very-low noise floor and wide
bandwidth. Minimizing the aperture jitter requires a sampling clock with a steep edge rate at the zero crossing.
Lesser edge rates increase the aperture jitter as demonstrated in 图 58 which shows the SNR limitation due to
aperture jitter as a function of clock edge range and input signal frequency.
72
71
70
69
68
67
66
65
64
63
62
61
60
10 MHz
70 MHz
170 MHz
350 MHz
0.1
0.2 0.3
0.5 0.7
1
2
3
4
5 6 7 8 10
CLKIN Zero Crossing Edge Rate [V/ns]
图 58. Aperture Jitter vs Input Clock Edge Rate, -1 dBFS Input Signal
版权 © 2015–2019, Texas Instruments Incorporated
45
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
Application Information (接下页)
9.1.1.2 External Noise Sources
Noise sources external to the ADC device that impact the overall system performance through the ADC include:
1) Analog Input Signal Path noise, 2) Sampling Clock Signal Path Noise, 3) Supply Noise
Analog input signal path noise comes from devices in the signal path prior to the ADC and enters through the
analog input (VIN+/-). An anti-aliasing filter must be included in front of the ADC to limit the noise bandwidth and
prevent the aliasing of noise into any band of interest. Sampling clock signal path noise enters through the
sampling clock input (CLKIN+/-) and adds noise similar to the Aperture Jitter. External clock jitter can be
minimized by using high quality clock sources and jitter cleaners (PLLs) as well as bandpass filters at the clock
input.
The total clock jitter (TJitter), including the aperture jitter of the ADC and external clock noise can be calculated
with 公式 3 and applied to 公式 1 and 公式 2 to determine the system impact. 图 59 shows the simulated impact
on the SNR of the ADC31JB68 output spectrum for a given total jitter and input signal frequency.
2
Jitter,Ext.Clock _Input ) ( Aperture _ ADC )
2
TJitter
=
T
(
+ T
(3)
74
72
70
68
66
64
62
60
58
56
54
2ps
1ps
500fs
200fs
100fs
50fs
1
10
100
Frequency [MHz]
1000
C001
图 59. SNR Limit Due to Total Jitter of Sampling Clock With a -1 dBFS Input Signal
Additional noise may couple to the clock path through power supplies. Take care to provide a very-low noise
power supply and isolated supply return path to minimize noise added to the supply. Spurious noise added to the
clock path results in symmetrical, modulated spurs around large input signals. These spurs have a constant
magnitude in units of dB relative to the input signal amplitude or carrier, [dBc].
9.1.2 Analog Input Considerations
9.1.2.1 Differential Analog Inputs and Full Scale Range
The ADC31JB68 device has one channel with a pair of analog signal input pins: VIN+, VIN−. VIN, the input
differential signal for a channel, is defined as VIN = (VIN+) – (VIN−). 表 26 shows the expected input signal range
when the differential signal swings about the input common mode voltage, VCM. The full-scale differential peak-
to-peak input range is equal to twice the internal reference voltage, VREF. Nominally, the full scale range is 1.7
Vpp-diff, therefore the maximum peak-to-peak single-ended voltage is 0.85 Vpp at each of the VIN+ and VIN−
pins.
The single-ended signals must be opposite in polarity relative to the VCM voltage to provide a purely differential
signal, otherwise the common-mode component may be rejected by the ADC input. 表 26 indicates the input to
output relationship of the ADC31JB68 device where VREF = 0.85 V.
Differential signals with amplitude or phase imbalances result in lower system performance compared to perfectly
balanced signals. Imbalances in signal path circuits lead to differential-to-common-mode signal conversion and
differential signal amplitude loss as shown in 图 60. This deviation or imbalance directly causes a reduction in the
signal amplitude and may also lead to distortion, particularly even order harmonic distortion, as the signal
propagates through the signal path. The Amplitude and Phase Imbalance Correction feature in the ADC31JB68
helps to correct amplitude or phase errors of the signal.
46
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Application Information (接下页)
表 26. Mapping of the Analog Input Full Scale Range to Digital Codes
VIN+
VIN–
2s Complement Output
0111 1111 1111 1111
0100 0000 0000 0000
0000 0000 0000 0000
1100 0000 0000 0000
1000 0000 0000 0000
Binary Output
Note
VCM + VREF / 2
VCM + VREF / 4
VCM
VCM – VREF / 2
VCM – VREF / 4
VCM
1111 1111 1111 1111
1100 0000 0000 0000
1000 0000 0000 0000
0100 0000 0000 0000
0000 0000 0000 0000
Positive full-scale
Mid-scale
VCM – VREF / 4
VCM – VREF / 2
VCM + VREF / 4
VCM + VREF / 2
Negative full-scale
Single-Ended
Differential Mode
Common Mode
VDD
VCM
GND
VCM
0
GND
V
IN-DIFF
V
-
IN
V
IN-CM
0
V +
IN
0
图 60. Differential Signal Waveform and Signal Imbalance
9.1.2.2 Analog Input Network Model
Matching the impedance of the driving circuit to the input impedance of the ADC can be important for a flat gain
response through the network across frequency. In very broadband applications or lowpass applications, the
ADC driving network must have very low impedance with a small termination resistor at the ADC input to
maximize the bandwidth and minimize the bandwidth limitation posed by the capacitive load of the ADC input. In
bandpass applications, a designer may either design the anti-aliasing filter to match to the complex impedance of
the ADC input at the desired intermediate frequency, or consider the resistive part of the ADC input to be part of
the resistive termination of the filter and the capacitive part of the ADC input to be part of the filter itself. The
capacitive load of the ADC input can be absorbed into most LC bandpass filter designs with a final shunt LC tank
stage.
The analog input circuit of the ADC31JB68 device is a buffered input with an internal differential termination.
Compared to an ADC with a switched-capacitor input sampling network that has a time-varying input impedance,
the ADC31JB68 device provides a time-constant input impedance that simplifies the interface design joining the
ADC and ADC driver. A simplified passive model of the ADC input network is shown in 图 61 that includes the
termination resistance, input capacitance, parasitic bond-wire inductance, and routing parastics.
版权 © 2015–2019, Texas Instruments Incorporated
47
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
5W
5W
0.960nH
1.90W
Mutual L
+
VIN+
5.2pF
–
K=0.42
0.960nH
+
VIN-
5.2pF
–
1.90W
VCM
2W
1W
1nH
100pF
Estimated External
Components
图 61. Simplified Analog Input Network Circuit Model
A more accurate load model is described by the measured differential SDD11 (100-Ω) parameter model. A plot of
the differential impedance derived from the model is shown on the Smith chart of 图 62.
图 62. Differential 1-Port S-Parameter Measurement of the ADC Input (Sdd11, Z0=100 Ω)
9.1.2.3 Input Bandwidth
The input bandwidth response is shown in 图 63 and depends on the measurement network. The impedance of
the driving source or any series resistance in the driving network greatly impacts the measured bandwidth. Three
separate measurement methodologies are shown here. The first, shown in 图 64, is the network used to measure
the reported bandwidth in the performance tables. It uses a 50-Ω source, high bandwidth balun, and custom
input network.
48
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Another measurement using the simplified network of 图 65 demonstrates the bandwidth of the ADC using a low
impedance source near the ADC pins. The peaking in the frequency response is caused by the resonance
between the package bond wires and input capacitance as well as a parasitic 0.5-nH series trace inductance
leading to the device pins. This peaking is typically made insignificant by the anti-aliasing filter that precedes the
ADC input.
The third measurement network of 图 65 also assumes a low impedance voltage source but shows the
bandwidth flattening impact of adding 10-Ω in series with the VIN+ and VIN– input pins.
10
Low-W Source
Low-W Source, Series 10W R
50W Source, Custom Network
9
8
7
6
5
4
3
2
1
0
2.2GHz
-1
-2
-3
-4
-5
-6
1.3GHz
1.7GHz
10
20 30 50 70 100 200300 500 1000 2000
Frequency [MHz]
5000
图 63. Measured Input Voltage Frequency Response
33W
-6dB, 50W
15W
-3dB, 50W
ADC
50W
P(f)
15W
33W
Picosecond Labs
Matched Balun
5310
-6dB, 50W
图 64. 50-Ω Source, Bandwidth Measurement Network
10W
33W
33W
33W
33W
V(f)
V(f)
ADC
ADC
10W
图 65. Low-Ω Source Bandwidth Measurement
图 66. Low-Ω Source, Series 10Ω R, Bandwidth
(Simplified)
Measurement (Simplified)
9.1.2.4 Driving the Analog Input
The analog input may be driven by a number of network types depending on the end application. The most
important design aspects to consider when designing the ADC voltage driver network are signal coupling,
impedance matching, differential signal balance, anti-alias filtering, and signal level.
An analog signal is AC or DC coupled to the ADC depending on whether signal frequencies near DC must be
sampled without attenuation. DC coupling requires tight control of the output common-mode of the ADC driver to
match the input common-mode of the ADC input. In the case of DC coupling, the bias at the VCM pin may be
used as a reference to set the driver output common-mode, but the load cannot source or sink more current than
the specified value in the electrical parameters. AC coupling does not require strict common-mode control of the
driver and is typically achieved using AC coupling capacitors or a flux-coupled transformer. AC coupling
capacitors should be chosen to have 0.1-Ω impedance or less over the frequency band of interest. LC filter
designs may be customized to achieve either AC or DC coupling.
The internal input network of the ADC31JB68 device has the common-mode voltage bias provided through
internal shunt termination resistors. The recommended bias for the external termination resistors is the common-
mode reference voltage from the VCM pin.
版权 © 2015–2019, Texas Instruments Incorporated
49
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
Impedance matching in high speed signal paths using an ADC is dictated by the characteristic impedance of
interconnects and by the design of anti-aliasing filters. Matching the source to the load termination is critical to
ensure maximum power transfer to the load and to maintain gain flatness across the desired frequency band. In
applications with signal transmission lengths greater than 10% of the smallest signal wavelength (0.1 λ),
matching is also desirable to avoid signal reflections and other transmission line effects. Applications that require
high order anti-aliasing filters designs, including LC bandpass filters, require an expected source and load
termination to ensure the passband bandwidth and ripple of the filter design. The recommended range of the
ADC total load termination is from 50- to 200-Ω differential. The ADC31JB68 device has an internal differential
load termination, but additional termination resistance may be added at the ADC input pins to adjust the total
termination. The load termination at the ADC input presents a system-level design tradeoff. Better 2nd order
distortion performance (HD2, IMD2) is achieved by the ADC using a lower load termination resistance, but the
ADC driver must have a higher drive strength and linearity to drive the lower impedance. Choosing a 100-Ω total
load termination is a reasonable balance between these opposing requirements.
Differential signal balance is important to achieve high distortion performance, particularly even order distortion
(HD2, HD4). Circuits such as transformers and filters in the signal path between the signal source and ADC can
disrupt the amplitude and phase balance of the differential signal before reaching the ADC input due to
component tolerances or parasitic mismatches between the two parallel paths of the differential signal. Driving
the ADC31JB68 device with a single-ended signal is not supported due to the tight restriction on the ADC input
common-mode to maintain good distortion performance.
Converting a single-ended signal to a differential signal may be performed by an ADC driver or transformer. The
advantages of the ADC driver over a transformer include configurable gain, isolation from previous stages of
analog signal processing, and superior differential signal balancing. The advantages of using a transformer
include no additional power consumption and little additional noise or distortion.
Z0 = 50 W
MABA007159
VIN+
33 W
0.01uF
ADC
0.01uF
33 W
VIN-
VCM
MABA007159
10 W
0.1uF
0.1uF
10uF
10uF
图 67. Transformer Input Network
图 67 is an example of driving the ADC input with a cascaded transformer configuration. The cascaded
transformer configuration provides a high degree of differential signal balancing, the series 0.01-µF capacitors
provide AC coupling, and the additional 33-Ω termination resistors provide a total differential load termination of
50 Ω. When additional termination resistors are added to change the ADC load termination, shunt terminations to
the VCM reference are recommended to reduce common-mode fluctuations or sources of common-mode
interference. A differential termination may be used if these sources of common-mode interference are minimal.
In either case, the additional termination components must be placed as close to the ADC pins as possible. The
MABA007159 transmission-line transformer from this example is widely available and results in good differential
balance. Shunt capacitors at the ADC input, used to suppress the charge kickback of an ADC with switched-
capacitor inputs, are not required for this purpose because the buffered input of the ADC31JB68 device does not
kick back a significant amount of charge.
The insertion loss between an ADC driver and the ADC input is important because the driver must overcome the
insertion loss of the connecting network to drive the ADC to full-scale and achieve the best SNR. Minimizing the
loss through the network reduces the output swing and distortion requirements of the driver and usually
translates to a system-level power savings in the driver. This can be accomplished by selecting transformers or
filter designs with low insertion loss. Some filter designs may employ reduced source terminations or impedance
conversions to minimize loss. Many designs require the use of high-Q inductors and capacitors to achieve an
expected passband flatness and profile.
50
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
Sampling theory states that if a signal with frequency ƒIN is sampled at a rate less than 2 × ƒIN, then it
experiences aliasing, causing the signal to fall at a new frequency between 0 and FS / 2 in the sampled spectrum
and become indistinguishable from other signals at that new frequency.
To prevent out-of-band interference from aliasing onto a desired signal at a particular frequency, an anti-aliasing
filter is required at the ADC input to attenuate the interference to a level below the level of the desired signal.
This is accomplished by a lowpass filter in systems with desired signals from DC to FS / 2 or with a bandpass
filter in systems with desired signals greater than FS / 2 (under-sampled signals). If an appropriate anti-aliasing
filter is not included in the system design, the system may suffer from reduced dynamic range due to additional
noise and distortion that aliases into the frequency bandwidth of interest.
LC BPF
Vcc+
Rs
VIN+
0.1uF
RL
Driver
ADC
VIN-
VCM
10 W
0.1uF
0.1uF
10uF
10uF
图 68. Bandpass Filter Anti-Aliasing Interface
An anti-aliasing filter is required in front of the ADC input in most applications to attenuate noise and distortion at
frequencies that alias into any important frequency band of interest during the sampling process. An anti-aliasing
filter is typically a LC lowpass or bandpass filter with low insertion loss. The bandwidth of the filter is typically
designed to be less than FS / 2 to allow room for the filter transition bands. 图 68 is an example architecture of a
9 pole order LC bandpass anti-aliasing filter with added transmission zeros that can achieve a tight filtering
profile for second Nyquist zone under-sampling applications.
V
CC
+
LC LPF
R
S
VIN+
VIN-
R
L
Driver
ADC
V
CMO
= V
CMA
0.1uF
VCM
10W
V
CC
-
0.1uF
0.1uF
10uF
10uF
图 69. DC Coupled Interface
DC coupling to the analog input is also possible but the input common-mode must be tightly controlled for
specified performance. The driver device must have an output common-mode that matches the input common-
mode of the ADC31JB68 device and the driver must track the VCM output from the ADC31JB68 device, as
shown in the example DC coupled interface of 图 69, because the input common-mode varies with temperature.
The common-mode path from the VCM output, through the driver device, back to the ADC31JB68 device input,
and through a common-mode detector inside the ADC31JB68 device forms a closed tracking loop that will
correct common-mode offset contributed by the driver device but the loop must be stable to ensure correct
performance. The loop requires the large, 10-µF capacitor at the VCM output to establish the dominant pole for
stability and the driver device must reliably track the VCM output voltage bias.
版权 © 2015–2019, Texas Instruments Incorporated
51
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
9.1.2.5 Clipping and Over-Range
The ADC31JB68 device has two regions of signal clipping: code clipping (over-range) and ESD clipping. When
the input signal amplitude exceeds the full-scale reference range, code clipping occurs during which the digital
output codes saturate. If the signal amplitude increases beyond the absolute maximum rating of the analog
inputs, ESD clipping occurs due to the activation of ESD diodes.
Code clipping may be monitored via the SDO/OVR pin, which can be configured to output an quick detect over-
range signal. The over-range threshold is programmable via the SPI. An over-range hold feature is also available
to extend the time duration of the indicator longer than the over-range event itself to accommodate the case that
a device monitoring the over-range signal cannot process at the rate of the ADC sampling clock.
ESD clipping and activation of the ESD diodes at the analog input should be avoided to prevent damage or
shortened life of the device. This clipping may be avoided by selecting an ADC driver with an appropriate
saturating output voltage, by placing insertion loss between the driver and ADC, by limiting the maximum
amplitude earlier in the signal path at the system level, or by using a dedicated differential signal limiting device
such as a clamp. Any signal swing limiting device must be chosen carefully to prevent added distortion to the
signal.
9.1.3 CLKIN, SYSREF, and SYNCb Input Considerations
Clocking the ADC31JB68 device shares many common concepts and system design requirements with
previously released ADC products that include a JESD204B interface. A SYSREF signal accompanies the device
clock to provide phase alignment information for the output data serializer (as well as for the sampling instant
when the clock divider is enabled) to ensure that the latency through the JESD204B link is always deterministic,
a concept called deterministic latency. To ensure deterministic latency, the SYSREF signal must meet setup and
hold requirements relative to CLKIN and the design of the clocking interfaces require close attention. As with
other ADCs, the quality of the clock signal also influences the noise and spurious performance of the device.
9.1.3.1 Driving the CLKIN+ and CLKIN– Input
The CLKIN input circuit is composed of a differential receiver and an internal 100-Ω termination to a weakly
driven common-mode of 0.5 V. TI recommends AC coupling to the CLKIN input with 0.1-uF external capacitors to
maintain the optimal common-mode biasing. 图 70 shows the CLKIN receiver circuit and an example AC coupled
interface.
CLKIN
Receiver
0.1uF
100W-diff
50W
50W
Transmitter
PCB Channel
VIS = 0.5V
10kW
图 70. Driving the CLKIN Input With an AC Coupled Interface
DC coupling is allowed as long as the input common-mode range requirements are satisfied. The input common-
mode of the CLKIN input is not compatible with many common signaling standards like LVDS and LVPECL.
Therefore, the CLKIN signal driver common-mode must be customized at the transmitter or adjusted along the
interface. 图 71 shows an example DC coupled interface that uses a resistor divider network to reduce the
common-mode while maintaining a 100-Ω total termination at the load. Design equations are provided with
example values to determine the resistor values.
52
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
V
= 1.2V
CLKIN
Receiver
CMO
R2
R1
100W-diff
50W
50W
Transmitter
PCB Channel
VIS = 0.5V
10kW
4*R1*R2 + 200*R1 = 1002
R2 / (R1+R2) = 0.5 / V
CMO
I
(Each Side)= V
CMO
/ (R1+R2)
DC
VCMO = 1.2V: R1 = 29.1W, R2 = 20.8W, I
= 24mA
DC
图 71. Driving the CLKIN Input With an Example DC Coupled Interface
The CLKIN input supports any type of standard signaling that meets the input signal swing and common-mode
range requirements with an appropriate interface. Generic differential sinusoidal or square-wave clock signals are
also supported. TI does not recommend driving the CLKIN input single-ended. The differential lane trace on the
PCB should be designed to be a controlled 100 Ω and protected from noise sources or other interfering signals.
9.1.3.2 Driving the SYSREF Input
The SYSREF input interface circuit is composed of the differential receiver, internal termination, internal
common-mode bias with common-mode control, and SYSREF detection feature.
A 100-Ω differential termination is provided inside the ADC pins. A high impedance reference biases the input
common-mode through a resistor network that can be configured to support a wide range of input common
modes voltages. Following the receiver, an AND gate provides a method for detecting or ignoring incoming
SYSREF events.
The timing relationship between the CLKIN and SYSREF signal is very stringent in a JESD204B system.
Therefore, the signal path network of the CLKIN and SYSREF signals must be as similar as possible to ensure
that the signal relationship is maintained from the launch of the signal, through their respective channels to the
CLKIN and SYSREF input receivers.
DC coupling of the SYSREF signal to the input pins with the simple interface shown in 图 72 is required.
Although the input common-mode range of the receiver itself is limited, a wide input common-mode range is
supported using the common-mode control feature which level-shifts the common-mode of the input signal to an
appropriate level for the input receiver. The common-mode control feature is configured via the SPI.
SYSREF
Receiver
CM
Control
100W-diff
50W
Transmitter
PCB Channel
SYSREF
Detection
Feature
+
-
0.5V
图 72. SYSREF Input Receiver and DC Coupled Interface
9.1.3.3 SYSREF Signaling
The SYSREF input may be driven by a number of different types of signals. The supported signal types, shown
in 图 73 (in single-ended form), include periodic, gapped periodic, and one-shot signals. The rising edge of the
SYSREF signal is used as a reference to align the internal frame clock and local multi-frame clock (LMFC). To
ensure proper alignment of these system clocks, the SYSREF signal must be generated along with the CLKIN
signal such that the SYSREF rising edge meets the setup and hold requirements relative to the CLKIN at the
ADC31JB68 device inputs.
版权 © 2015–2019, Texas Instruments Incorporated
53
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
For each rising clock edge that is detected at the SYSREF input, the ADC31JB68 device compares the current
alignment of the internal frame and LMFC with the SYSREF edge and determines if the internal clocks must be
re-aligned. In the case that no alignment is needed, the clocks maintain their current alignment and the
JESD204B data link is not broken. In the case that re-alignment is needed, the JESD204B data link is broken
and the clocks are re-aligned.
Periodic
TSYSREF = n*K*TFRAME
(n=1,2,3...)
Gapped-Periodic
≥ 2*TFRAME
One-Shot
≥ 2*TFRAME
图 73. SYSREF Signal Types (Single-Ended Representations)
In the case of a periodic SYSREF signal, the frame and LMFC alignment is established at the first rising edge of
SYSREF, and every subsequent rising edge (that properly meets setup and hold requirements) is ignored
because the alignment has already been established. A periodic SYSREF must have a period equal to n × K / FS
where ‘FS’ is the sampling rate, ‘K’ is the JESD204B configuration parameter indicating the number of frames per
multi-frame, and ‘n’ is an integer of one or greater.
Gapped-period signals contain bursts of pulses. The frame and LMFC alignments are established on the first
rising edge of the pulse burst. Any rising edge that does not abide by this rule or does not meet the setup and
hold requirements forces re-alignment of the clocks.
A one-shot signal contains a single rising edge that establishes the frame and LMFC alignment.
For all types of SYSREF signals, the minimum pulse width is 2 × TFRAME
.
TI recommends gapped-periodic or one-shot signals for most applications because the SYSREF signal is not
active during normal sampling operation. Periodic signals that toggle constantly introduce spurs into the signal
spectrum that degrade the dynamic range of the system.
9.1.3.4 SYSREF Timing
The SYSREF timing requirements depend on whether deterministic latency of the JESD204B link is required.
If deterministic latency is required, then the SYSREF signal must meet setup and hold requirements relative to
the CLKIN signal. In the case that the internal CLKIN divider is used and a very high-speed signal is provided to
the CLKIN input, the SYSREF signal must meet setup and hold requirements relative to the very high-speed
signal at the CLKIN input.
If deterministic latency is not required, then the SYSREF signal may be supplied as an asynchronous signal
(possibly achieving < ± 2 frame clock cycles latency variation) or not provided at all (resulting in latency variation
as large as the multi-frame period).
9.1.3.5 Effectively Using the Detection Gate Feature
TI recommends the use of the SYSREF detection gate for most applications. The gate is enabled when SYSREF
is being transmitted and the gate is disabled before the SYSREF transmitter is put in the idle state.
Enabling the SYSREF gate immediately sends a logic signal to a logic block responsible for aligning the internal
frame clock and LMFC. If the signal at the SYSREF input is logic high when the gate is enabled, then a "false"
rising edge event causes a re-alignment of the internal clocks, despite the fact that the event is not an actual
SYSREF rising edge. The SYSREF rising edge following the gate enable then causes a subsequent re-alignment
with the desired alignment.
54
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
9.1.3.6 Driving the SYNCb Input
The SYNCb input is part of the JESD204B interface and is used to send synchronization requests from the serial
data receiver to the transmitter. The SYNCb signal, quantified as the (SYNCb+ – SYNCb–), is a differential active
low signal. In the case of the ADC31JB68 device, a JESD204B subclass 1 device, a SYNCb assertion (logic low)
indicates a request for synchronization by the receiver. The SYNCb input is an asynchronous input and does not
have sub-clock-cycle setup and hold requirements relative to the CLKIN or any other input to the ADC31JB68
device.
The SYNCb input is a differential receiver as shown in 图 74. Resistors provide an internal 100-Ω differential
termination as well as a voltage divider circuit that gives the SYNCb receiver a wide input common-mode range.
The SYNCb signal must be DC coupled from the driver to the SYNCb inputs; therefore, the wide common-mode
range allows the use of many different logic standards including LVDS and LVPECL. No additional external
components are needed for the SYNCb signal path as shown in the interface circuit of 图 74, but providing an
electrical probing site is recommended for system debug.
1.8V
1.5kW
2kW
2kW
1.5kW
SYNCb
Receiver
100W-diff
50W
50W
34kW
Transmitter
PCB Channel
34kW
3pF
图 74. SYNCb Input Receiver and Interface
9.1.4 Output Serial Interface Considerations
9.1.4.1 Output Serial-Lane Interface
The output high speed serial lanes must be AC coupled to the receiving device with 0.01-µF capacitors as shown
in 图 75. DC coupling to the receiving device is not supported. The lane channel on the PCB must be a
100-Ω differential transmission line with dominant coupling recommended between the differential traces instead
of to adjacent layers. The lane must terminate at a 100-Ω termination inside the receiving device. Avoid changing
the direction of the channel traces abruptly at angles larger than 45°.
0.01uF
100W-diff
100W
PCB Channel
Serial Lane
Transmitter
Serial Lane
Receiver
图 75. High-Speed Serial-Lane Interface
The recommended spacing between serial lanes is 3× the differential line spacing or greater. High speed serial
lanes should be routed on top of or below adjacent, quiet ground planes to provide shielding. TI recommends
that other high speed signal traces do not cross the serial lanes on adjacent PCB layers. If absolutely necessary,
crossing should occur at a 90° angle with the trajectory of the serial lane to minimize coupling.
The integrity of the data transfer from the transmitter to receiver is limited by the accuracy of the lane impedance
and the attenuation as the signal travels down the lane. Inaccurate or varying impedance and frequency
dependent attenuation results in increased ISI (part of deterministic jitter) and reduced signal-to-noise ratio,
which limits the ability of the receiver to accurately recover the data.
Two features are provided in the ADC31JB68 device serial transmitters to compensate attenuation and ISI
caused by the serial lane: voltage swing control (VOD) and de-emphasis (DEM).
版权 © 2015–2019, Texas Instruments Incorporated
55
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
9.1.4.2 Voltage Swing and De-Emphasis Optimization
Voltage swing control (VOD) compensates for attenuation across all frequencies through the channel at the
expense of power consumption. Increasing the voltage swing increases the power consumption. De-emphasis
(DEM) compensates for the frequency dependent attenuation of the channel but results in attenuation at lower
frequencies. The voltage swing control and de-emphasis feature may be used together to optimally compensate
for attenuation effects of the channel.
The frequency response of the PCB channel is typically lowpass with more attenuation occurring at higher
frequencies. The de-emphasis implemented in the ADC31JB68 device is a form of linear, continuous-time
equalization that shapes the signal at the transmitter into a high-pass response to counteract the low-pass
response of the channel. The de-emphasis setting should be selected such that the equalizer’s frequency
response is the inverse of the channel’s response. Therefore, transferring data at the highest speeds over long
channel lengths requires knowledge of the channel characteristics.
Optimization of the de-emphasis and voltage swing settings is only necessary if the ISI and losses caused by the
channel are too great for reception at the desired bit rate. Many applications will perform with an adequate BER
using the default settings.
9.1.4.3 Minimizing EMI
High data-transfer rates have the potential to emit radiation. EMI may be minimized using the following
techniques:
•
Use differential stripline channels on inner layer sandwiched between ground layers instead of routing
microstrip pairs on the top layer.
•
•
•
Avoid routing lanes near the edges of boards.
Enable data scrambling to spread the frequency content of the transmitted data.
If the serial lane must travel through an interconnect, choose a connector with good differential pair channels
and shielding.
•
Ensure lanes are designed with an accurate, 100-Ω characteristic impedance and provide accurate 100-Ω
terminations inside the receiving device.
9.1.5 JESD204B System Considerations
9.1.5.1 Frame and LMFC Clock Alignment Procedure
Frame and LMFC clocks are generated inside the ADC31JB68 device and are used to properly align the phase
of the serial data leaving the device. The phases of the frame and multi-frame clocks are determined by the
frame alignment step for JESD204B link initialization as shown in 图 35. These clocks are not accessible outside
the device. The frequencies of the frame and LMFC must be equal to the frame and LMFC of the device
receiving the serial data.
When the ADC31JB68 device is powered-up, the internal frame and local multi-frame clocks initially assume a
default phase alignment. To ensure determinist latency through the JESD204B link, the frame and LMFC clocks
of the ADC31JB68 device must be aligned in the system. Perform the following steps to align the device clocks:
1. Enable the SYSREF signal driver. See SYSREF Signaling for more information.
2. Enable detection of the SYSREF signal at the ADC31JB68 device by enabling the SYSREF detection gate.
See Effectively Using the Detection Gate Feature for more information.
3. Apply the desired SYSREF signal at the ADC31JB68 device SYSREF input.
4. Disable detection of the SYSREF signal by disabling the SYSREF gate.
5. Configure the SYSREF driver into its idle state.
56
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
9.1.5.2 Link Interruption
The internal frame and multi-frame clocks must be stable to maintain the JESD204B link. The ADC31JB68 is
designed to maintain the JESD204B link in most conditions but some features interrupt the internal clocks and
break the link.
The following actions cause a break in the JESD204B link:
•
•
•
•
The ADC31JB68 device is configured into power-down mode or sleep mode
The ADC31JB68 device CLKIN clock divider setting is changed
The serial data receiver performs a synchronization request
The ADC31JB68 device detects a SYSREF assertion that is not aligned with the internal frame or multi-frame
clocks
•
•
The CLKIN input is interrupted
Power to the device is interrupted
The following actions do not cause a change in clock alignment nor break the JESD204B link:
•
The ambient temperature or operating voltages are varied across the ranges specified in the normal operating
conditions.
•
The ADC31JB68 device detects a SYSREF assertion that is aligned with the internal frame and multi-frame
clocks.
9.1.5.3 Clock Configuration Examples
The features provided in the ADC31JB68 device allow for a number of clock and JESD204B link configurations.
These examples in 表 27 show some common implementations and may be used as a starting point for a more
customized implementation.
表 27. Example ADC31JB68 Clock Configurations
Parameter
CLKIN frequency
CLKIN divider
Sampling rate
Example 1
500 MHz
1
Example 2
1000 MHz
2
Example 3
1966.08 MHz
4
500 MSPS
500 MSPS
491.52 MSPS
K (Frames per multi-
frame)
20
32
32
LMFC Frequency
25 MHz
25 MHz
15.625 MHz
11.5625 MHz
15.36 MHz
7.68 MHz(1)
SYSREF
Frequency(1)
Serial bit rate for each
lane
5.0 Gb/s
5.0 Gb/s
4.9152 Gb/s
(1) The SYSREF frequency for a continuous SYSREF signal can be the indicated frequency ƒLMFC or integer sub-harmonic such as ƒLMFC
/
2, ƒLMFC / 3, and so forth. Gapped-periodic SYSREF signals should have pulses spaced by the associated periods 1 / ƒLMFC, 2 / ƒLMFC
3 / ƒLMFC, and so forth.
,
版权 © 2015–2019, Texas Instruments Incorporated
57
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
9.1.6 SPI
图 76 demonstrates a typical circuit to interface the ADC31JB68 device to a SPI master using a shared SPI bus.
The 4-wire interface (SCLK, SDI, SDO, CSb) is compatible with 1.2-, 1.8-, or 3.0-V logic. The input pins (SCLK,
SDI, CSb) use thick-oxide devices to tolerate 3.0-V logic although the input threshold levels are relative to 1.2-V
logic. A low-capacitance protection diode may also be added with the anode connected to the SDO output and
the cathode connected to the desired voltage supply to prevent an accidental pre-configured read command from
causing damage.
Configurable bus access logic level
(Must configure BEFORE read command)
Hi-Z idle state
1.2V 1.8V 3.0V
22 W
SDO
SPI Slave 1
(ADC31JB68)
3.0V tolerant inputs
1.2V logic thresholds
VMASTER
SPI
Master
1.2V
10kW
22 W
SCLK
SDI
CSB1
22 W
SDO
SCLK
SDI
SPI Slave 2
CSB2
图 76. Typical SPI Application
58
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
9.2 Typical Application
DOWN-CONVERTING
MIXER
BPF
BPF
DRIVER
BPF
ADC31JB68
LNA
(ADC)
FPGA /
ASIC
SUPERHETERODYNE
RECEIVER
JESD204
SYSTEM
CLOCK
RF PLL
SYNTH
GENERATOR
图 77. Typical Application Circuit
VDDA1.8
10 kW
VDDA1.8
VDDA1.2
0.1, 0.1 uF
SPI
0.1, 0.1 uF
Master
22 W
0.1, 10 uF
VDDA1.2
VA3.0
VA3.0
AGND
1
2
30
29
28
27
26
25
24
23
22
21
VDDA3.0
VA1.2
VA1.8
0.1, 0.1 uF
VDDA1.8
0.1, 10 uF
100 W Differential
AGND
VIN+
3
50 W
50 W
0.01 uF
0.01 uF
AGND
SO0-
4
Anti-
Aliasing
Filter
VIN-
5
0.01 uF
0.01 uF
100 W
ADC31JB68
100 W
10 W
AGND
VCM
SO0+
SO1-
6
Driver
7
10 uF
0.1 uF
10 uF
0.1 uF
100 W
VACLK1.2
VACLK1.2
AGND
SO1+
AGND
VA1.2
8
9
VDDA1.2
VDDA1.2
10
0.1, 0.1 uF
JESD204
Receiver
0.1, 0.1 uF
100 W Differential
VDDA1.8
0.1, 0.1 uF
JESD204
Clock
100 W Differential
Trace Matched
Generator
100 W
100 W
图 78. Typical Circuit Implementation
版权 © 2015–2019, Texas Instruments Incorporated
59
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
Typical Application (接下页)
9.2.1 Design Requirements
The following are example design requirements expected of the ADC in a typical high-IF, 200-MHz bandwidth
receiver, and are met by the ADC31JB68 device:
表 28. Example Design Requirements for a High-IF Application
Specification
Sampling rate
Example Design Requirement(1)
ADC31JB68 Capability
> 450 MSPS to allow 200 MHz unaliased
bandwidth
Up to 500 MSPS
Input bandwidth
> 500-MHz, 1 dB flatness
1000 MHz, 1 dB Bandwidth
Full-scale range
Small signal noise spectral density
Large-signal SNR
SFDR
< 2 Vpp-diff
1.7 Vpp-diff
< –152 dBFS/Hz
–154.5 dBFS/Hz
> 69 dBFS for a –1 dBFS, 210 MHz Input
> 75 dBFS for a –1 dBFS, 210 MHz input
< –75 dBFS for a –1 dBFS, 210 MHz input
< –88 dBFS for a –1 dBFS, 210 MHz input
Included
69.7 dBFS for a –1 dBFS, 210 MHz Input
79 dBFS for a –1 dBFS, 210 MHz input
–79 dBFS for a –1 dBFS, 210 MHz input
–90 dBFS for a –1 dBFS, 210 MHz input
Fast over-range detection on SDO/OVR pin
HD2, HD3
Next largest SPUR
Over-range detection
JESD204B subclass 1 interface, 2 lane/channel,
5.0 Gb/s bit rate
Digital interface
JESD204B interface, 2 lane/channel
SPI configuration, 4-wire, 1.8 V logic, SCLK > SPI configuration, 4-Wire, 1.8 V Logic, SCLK up to
Configuration interface
Package size
1 MHz
20 MHz
< 10 × 10 × 1 mm
6 × 6 × 0.8 mm
(1) These example design requirements do not represent the capabilities of the ADC31JB68, rather the requirements are satisfied by the
ADC31JB68.
9.2.2 Design Procedure
The following procedure can be followed to design the ADC31JB68 device into most applications:
•
Choose an appropriate ADC driver and analog input interface.
–
–
–
–
–
Optimize the signal chain gain leading up to the ADC to make use of the full ADC dynamic range.
Identify whether DC or AC coupling is required.
Determine the desired analog input interface, such as a bandpass filter or a transformer.
Use the provided input network models to design and verify the interface.
Refer to the interface recommendations in Analog Input Considerations.
•
Determine the core sampling rate of the ADC.
–
–
Must satisfy the bandwidth requirements of the application .
Must also provide enough margin to prevent aliasing or to accommodate the transitions bands of an anti-
aliasing filter.
–
Ensure the application initialization sequence properly handles ADC core calibration as described in ADC
Core Calibration.
•
•
Determine the system latency requirements.
–
–
Total allowable latency through the ADC and JESD204B link.
Is the system tolerant of latency variation over time or conditions or between power cycles?
Determine the desired JESD204B link configuration as discussed in JESD204B Supported Features.
–
Based on the system latency requirements, determine whether deterministic latency is required across the
JESD204B link.
–
–
Choose the number of frames per multi-frame, K.
Choose whether scrambling is desired.
•
Choose an appropriate clock generator, CLKIN interface, and SYSREF interface.
–
Determine the system clock distribution scheme and the clock frequencies for the CLKIN and SYSREF
inputs.
–
Determine the allowable amount of sampling clock phase noise in the system and then select a CLKIN
60
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
edge rate that satisfies this requirement as discussed in Internal Noise Sources.
Choose an appropriate CLKIN interface as discussed in Driving the CLKIN+ and CLKIN– Input.
Based on the latency requirements, determine whether SYSREF must meet setup and hold requirements
relative to CLKIN.
–
–
–
–
–
Choose the SYSREF signal type as discussed in SYSREF Signaling.
Choose an appropriate SYSREF interface as discussed in Driving the SYSREF Input.
Choose a CLKIN and SYSREF clock generator based on the above requirements. The signals must come
from the same generator in many cases.
•
•
Design the SYNCb interface as discussed in Driving the SYNCb Input.
Choose appropriate configurations for the output serial data interface.
–
–
–
Design the serial lane interface according to Output Serial-Lane Interface.
Choose the required PCB materials, keeping in mind the desired rate of the serial lanes.
Characterize the signal lane channels that connect the ADC serial output transmitters to the receiving
device either through simulation or bench characterization.
–
Optimize the VOD and DEM parameters to achieve the required signal integrity according to Voltage
Swing and De-Emphasis Optimization.
•
•
Design the SPI bus interface.
–
–
–
Verify the electrical and functional compatibility of the ADC SPI with the SPI controller.
Interface the ADC to the SPI bus according to SPI.
Ensure that the application initialization sequence properly configures the output SDO voltage before the
first read command.
Design the power supply architecture and de-coupling.
–
–
–
Choose appropriate power supply and supply filtering devices to provide stable, low-noise supplies as
described in Power Supply Recommendations.
Design the capacitive de-coupling around the ADC, also described in Power Supply Recommendations,
while paying close attention to placing the capacitors as close to the device as possible.
Time the power architecture to satisfy the power sequence requirements described in Power Supply
Design.
•
•
Ensure that the application initialization sequence satisfies the JESD204B link initialization requirements
described in JESD204B Link Initialization.
Refer to 图 78 for an example hardware design.
9.2.3 Application Curve
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
0
25
50
75 100 125 150 175 200 225 250
Frequency [MHz]
f1 = 200 MHz; f2 = 210 MHz, Input Amplitude = –7 dBFS/Tone
图 79. Output Spectrum, 2-Tone Test
版权 © 2015–2019, Texas Instruments Incorporated
61
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
10 Power Supply Recommendations
10.1 Power Supply Design
The ADC31JB68 device is a very-high dynamic range device, and therefore requires very-low noise power
supplies. LDO-type regulators, capacitive decoupling, and series isolation devices like ferrite beads are all
recommended.
LDO-type, low-noise regulators should be used to generate the 1.2-V, 1.8-V, and 3.0-V supplies used by the
device. To improve power efficiency, a switching-type regulator may precede the LDO to efficiently drop a supply
to an intermediate voltage that satisfies the drop-out requirements of the LDO. The recommended supply path
includes a switching-type regulator followed by an LDO to provide an efficient and low noise source. Additional
ferrite beads and LC filters may be used to further suppress noise. Supplying power to multiple devices in a
system from one regulator may result in noise coupling between the multiple devices; therefore, series isolation
devices and additional capacitive decoupling is recommended to improve the isolation. VACLK1.2, a sensitive
supply that powers the internal clock path, can be sourced by the same regulator as the VA1.2 supply, but the
VACLK1.2 supply should be isolated using a ferrite device.
The power supplies must be applied to the ADC31JB68 device in this specific sequence:
1. VA3.0
2. VA1.8 and VA1.2 and VACLK1.2
First, apply the VA3.0 (+3.0 V) to provide the bias for the ESD diodes. Next, within 1 ms after enabling the VA3.0
supply, apply the VA1.8 (+1.8-V) and VA1.2 (+1.2-V) and VACLK1.2 (+1.2-V) supplies. Use the reverse order to
turn off the power supplies off.
10.2 Decoupling
Decoupling capacitors must be used at each supply pin to prevent supply or ground noise from degrading the
dynamic performance of the ADC and to provide the ADC with a well of charge to minimize voltage ripple caused
by current transients. The recommended supply decoupling scheme is to have a ceramic X7R 0201 0.1-μF and a
X7R 0402 0.1-μF capacitor at each supply pin. The 0201 capacitor must be placed on the same layer as the
device as close to the pin as possible to minimize the AC decoupling path length from the supply pin, through the
capacitor, to the nearest adjacent ground pin. The 0402 capacitor should also be close to the pins. TI does not
recommend placing all capacitors on the opposite board side. Each voltage supply should also have a single 10-
μF decoupling capacitor near the device but the proximity to the supply pins is less critical.
62
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
11 Layout
11.1 Layout Guidelines
The design of the PCB is critical to achieve the full performance of the ADC31JB68 device. Defining the PCB
stackup should be the first step in the board design. Experience has shown that at least 6 layers are required to
adequately route all required signals to and from the device. Each signal routing layer must have an adjacent
solid ground plane to control signal return paths to have minimal loop areas and to achieve controlled
impedances for microstrip and stripline routing. Power planes must also have adjacent solid ground planes to
control supply return paths. Minimizing the spacing between supply and ground planes improves performance by
increasing the distributed decoupling. A recommended stack-up for a 6-layer board design is shown in 图 80.
Although the ADC31JB68 device consists of both analog and digital circuitry, TI highly recommends solid ground
planes that encompass the device and its input and output signal paths. TI does not recommend split ground
planes that divide the analog and digital portions of the device. Split ground planes may improve performance if a
nearby, noisy, digital device is corrupting the ground reference of the analog signal path. When split ground
planes are employed, one must carefully control the supply return paths and keep the paths on top of their
respective reference planes.
Quality analog input signal and clock signal path layout is required for full dynamic performance. Symmetry of the
differential signal paths and discrete components in the path is mandatory and symmetrical shunt-oriented
components should have a common grounding via. The high frequency requirements of the input and clock
signal paths necessitate using differential routing with controlled impedances and minimizing signal path stubs
(including vias) when possible.
Coupling onto or between the clock and input signal paths must be avoided using any isolation techniques
available including distance isolation, orientation planning to prevent field coupling of components like inductors
and transformers, and providing well coupled reference planes. Via stitching around the clock signal path and the
input analog signal path provides a quiet ground reference for the critical signal paths and reduces noise
coupling onto these paths. Sensitive signal traces must not cross other signal traces or power routing on
adjacent PCB layers, rather a ground plane should separate the traces. If necessary, the traces should cross at
90° angles to minimize crosstalk.
The substrate dielectric materials of the PCB are largely influenced by the speed and length of the high speed
serial lanes. The affordable and common FR4 variety may not offer the consistency or low loss to support the
highest speed transmission (5 Gb/s) and long lengths (> 8 inch). Although the VOD and DEM features are
available to improve the signal integrity of the serial lanes, some of the highest performing applications may still
require special dielectric materials.
Coupling of ambient signals into the signal path is reduced by providing quiet, close reference planes and by
maintaining signal path symmetry to ensure the coupled noise is common-mode. Faraday caging may be used in
very noisy environments and high dynamic range applications to isolate the signal path.
L1 œ SIG
L2 œ GND
0.007''
0.004''
L3 œ PWR/SIG
0.0625''
L4 œ PWR
L5 œ GND
0.004''
0.007''
L6 œ SIG
1 oz. Copper on L2-5, 2 oz. Copper on L1, L6
100 Differential Signaling on SIG Layers
Low loss dielectric adjacent very high speed trace layers
图 80. Recommended PCB Layer Stack-Up for a Six-Layer Board
版权 © 2015–2019, Texas Instruments Incorporated
63
ADC31JB68
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
www.ti.com.cn
11.2 Layout Example
图 81. Layout
64
版权 © 2015–2019, Texas Instruments Incorporated
ADC31JB68
www.ti.com.cn
ZHCSE48B –SEPTEMBER 2015–REVISED JANUARY 2019
12 器件和文档支持
12.1 相关文档ꢀ
请参阅如下相关文档：《ADC31JB68EVM 用户指南》
12.2 接收文档更新通知
要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产
品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。
12.3 社区资源
下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，
并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。
TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在
e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。
设计支持
TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。
12.4 商标
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 静电放电警告
这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损
伤。
12.6 术语表
SLYZ022 — TI 术语表。
这份术语表列出并解释术语、缩写和定义。
13 机械、封装和可订购信息
以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且
不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。
版权 © 2015–2019, Texas Instruments Incorporated
65
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
ADC31JB68RTAT
ACTIVE
WQFN
RTA
40
250
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
31JB68
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
ADC31JB68RTAT
WQFN
RTA
40
250
178.0
16.4
6.3
6.3
1.5
12.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
WQFN RTA 40
SPQ
Length (mm) Width (mm) Height (mm)
208.0 191.0 35.0
ADC31JB68RTAT
250
Pack Materials-Page 2
PACKAGE OUTLINE
RTA0040A
WQFN - 0.8 mm max height
S
C
A
L
E
2
.
2
0
0
PLASTIC QUAD FLATPACK - NO LEAD
6.1
5.9
B
A
PIN 1 INDEX AREA
6.1
5.9
0.5
0.3
0.3
0.2
DETAIL
OPTIONAL TERMINAL
TYPICAL
0.8 MAX
C
SEATING PLANE
0.08
0.05
0.00
(0.2) TYP
(0.1) TYP
4.6 0.1
EXPOSED
THERMAL PAD
20
11
36X 0.5
10
21
4X
4.5
SEE TERMINAL
DETAIL
1
30
0.3
40X
40
31
0.2
PIN 1 ID
(OPTIONAL)
0.5
0.3
0.1
C A B
40X
0.05
4214989/B 02/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
RTA0040A
WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
(
4.6)
SYMM
40
31
40X (0.6)
40X (0.25)
1
30
36X (0.5)
SYMM
(5.8)
(0.74)
TYP
(
0.2) TYP
VIA
(1.31)
TYP
10
21
(R0.05) TYP
11
20
(0.74) TYP
(1.31 TYP)
(5.8)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
EXPOSED METAL
EXPOSED METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4214989/B 02/2017
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
RTA0040A
WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
(1.48) TYP
9X ( 1.28)
40
31
40X (0.6)
1
30
40X (0.25)
36X (0.5)
(1.48)
TYP
SYMM
(5.8)
METAL
TYP
10
21
(R0.05) TYP
11
20
SYMM
(5.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
70% PRINTED SOLDER COVERAGE BY AREA
SCALE:15X
4214989/B 02/2017
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
重要声明和免责声明
TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，
不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验
证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务，TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE
邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022，德州仪器 (TI) 公司
相关型号：
©2020 ICPDF网 联系我们和版权申明