ADS7800AH [TI]
ANALOG-TO-DIGITAL CONVERTER;
| 型号： | ADS7800AH |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | ANALOG-TO-DIGITAL CONVERTER CD 转换器 |
| 文件： | 总19页 (文件大小：390K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ADS7800
SBAS001A – OCTOBER 1989 – REVISED FEBRUARY 2004
12-Bit 3µs Sampling
ANALOG-TO-DIGITAL CONVERTER
FEATURES
● 333k SAMPLES PER SECOND
DESCRIPTION
The ADS7800 is a complete 12-bit sampling analog-to-
digital (A/D) converter using state-of-the-art CMOS
structures. It contains a complete 12-bit successive
approximation A/D converter with internal sample/hold,
reference, clock, digital interface for microprocessor
control, and three-state output drivers.
● STANDARD ±10V AND ±5V INPUT RANGES
● DC PERFORMANCE OVER TEMP:
No Missing Codes
1/2LSB Integral Linearity Error
3/4LSB Differential Linearity Error
The ADS7800 is specified at a 333kHz sampling rate.
Conversion time is factory set for 2.70µs max over
temperature, and the high-speed sampling input stage
insures a total acquisition and conversion time of 3µs
max over temperature. Precision, laser-trimmed scaling
resistors provide industry-standard input ranges of ±5V
or ±10V.
● AC PERFORMANCE OVER TEMP:
72dB Signal-to-Noise Ratio
80dB Spurious-Free Dynamic Range
–80dB Total Harmonic Distortion
● INTERNAL SAMPLE/HOLD, REFERENCE,
CLOCK, AND THREE-STATE OUTPUTS
AC and DC performance are completely specified. Two
grades based on linearity and dynamic performance are
available to provide the optimum price/performance fit in
a wide range of applications.
● POWER DISSIPATION: 215mW max
● PACKAGE: 24-Pin Single-Wide DIP
24-Lead SOIC
The 24-pin ADS7800 is available in plastic and side-
braze hermetic 0.3" wide DIPs, and in an SOIC package.
It operates from a +5V supply and either a –12V or –15V
supply. The ADS7800 is available in grades specified
over 0°C to +70°C and –40°C to +85°C temperature
ranges.
Clock
Control
Logic
BUSY
SAR
Output
Latches
And
Three
State
±10VIN
CDAC
Three
State
Parallel
Output
Data
±5VIN
Drivers
Internal
Ref
Comparator
2V
Bus
Reference
Out
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1989-2004, Texas Instruments Incorporated
www.ti.com
SPECIFICATIONS
ELECTRICAL
At TA = TMIN to TMAX, Sampling Frequency, fS, = 333kHz, –VS = –15V, VS = +5V, unless otherwise specified.
ADS7800JP/JU/AH
ADS7800KP/KU/BH
PARAMETER
RESOLUTION
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
12
*
Bits
ANALOG INPUT
Voltage Ranges
Impedance
±10V/±5V
6.3
*
*
*
V
kΩ
kΩ
±10V Range
±5V Range
4.4
2.9
8.1
5.4
*
*
*
*
4.2
THROUGHPUT SPEED
Conversion Time
Complete Cycle
Conversion Alone
Acquisition + Conversion
2.5
2.6
380
2.7
3.0
*
*
*
*
*
µs
µs
kHz
Throughput Rate
333
*
DC ACCURACY
Full Scale Error(1)
±0.50
±0.35
%
Full Scale Error Drift
Integral Linearity Error
Differential Linearity Error
No Missing Codes
Bipolar Zero(1)
6
*
ppm/°C
LSB(2)
LSB
±1
±1
±1/2
±3/4
Ensured
1
Ensured
*
±4
±2
LSB
ppm/°C
Bipolar Zero Drift
Power Supply Sensitivity
–16.5V < –VS < –13.5V
–12.6V < –VS < –11.4V
+4.75V < VS < +5.25V
±1/2
±1/2
±1
*
*
LSB
LSB
LSB
LSB
±1/2
Transition Noise(3)
0.1
*
AC ACCURACY
Spurious-Free Dynamic Range
Total Harmonic Distortion
Two-tone Intermodulation Distortion
fIN = 47kHz
fIN = 47kHz
fIN1 = 24.4kHz (–6dB)
fIN2 = 28.5kHz (–6dB)
fIN = 47kHz
74
77
–77
–77
77
80
–80
–80
dB(4)
dB
dB
–74
–74
–77
–77
Signal-to-(Noise + Distortion) Ratio
Signal-to-Noise Ratio (SNR)
67
68
70
71
69
70
72
73
dB
dB
fIN = 47kHz
SAMPLING DYNAMICS
Aperture Delay
Aperture Jitter
Transient Response(5)
Overvoltage Recovery(6)
13
*
*
*
*
ns
ps, rms
ns
150
130
150
ns
INTERNAL REFERENCE VOLTAGE
Voltage
Source Current Available
for External Loads
1.9
2.0
10
2.1
*
*
*
*
V
µA
DIGITAL INPUTS
Logic Levels
VIL
VIH
IIL
–0.3
+2.4
–5
+0.8
+5.3
*
*
*
*
*
*
V
V
µA
µA
IIH
+5
DIGITAL OUTPUTS
Data Format
Data Coding
VOL
Parallel, 12-bit or 8-bit/4-bit
Binary Offset Binary
ISINK = 1.6mA
ISOURCE = 500µA
0.0
+2.4
+0.4
+5.0
±5
*
*
*
*
*
V
V
µA
VOH
ILEAKAGE (High-Z State)
±0.1
*
POWER SUPPLIES
Rated Voltage
–VS
–11.4
+4.75
–15
+5.0
–16.5
+5.25
*
*
*
*
*
*
V
V
VS (VSA and VSD
Current
)
–IS
IS
3.5
18
135
6
25
215
*
*
*
*
*
*
mA
mA
mW
Power Consumption
ADS7800
2
SBAS001A
www.ti.com
SPECIFICATIONS (CONT)
ELECTRICAL
At TA = TMIN to TMAX, Sampling Frequency, fS, = 333kHz, –VS = –15V, VS = +5V, unless otherwise specified.
ADS7800JP/JU/AH
ADS7800KP/KU/BH
MIN TYP
PARAMETER
CONDITIONS
MIN
TYP
MAX
MAX
UNITS
TEMPERATURE RANGE
Specification
JP/JU/KP/KU
AH/BH
JP/KP/JU/KU
0
+70
+85
+85
*
*
*
*
*
*
*
*
°C
°C
°C
°C
–40
–40
–65
Operating
Storage
+150
* Same as specification for ADS7800JP/JU/AH.
NOTES: (1) Adjustable to zero with external potentiometer. (2) LSB means Least Significant Bit. For ADS7800, 1LSB = 2.44mV for the ±5V range, 1LSB =
4.88mV for the ±10V range. (3) Noise was characterized over temperature near full scale, 0V, and negative full scale. 0.1LSB represents a typical rms level of
noise at the worst case, which was near full scale input at +125°C. (4) All specifications in dB are referred to a full-scale input, either ±10V or ±5V. (5) For full
scale step input, 12-bit accuracy attained in specified time. (6) Recovers to specified performance in specified time after 2 x FS input overvoltage.
ABSOLUTE MAXIMUM RATINGS
ELECTROSTATIC
DISCHARGE SENSITIVITY
–VS to ANALOG COMMON ............................................................ –16.5V
V
S to DIGITAL COMMON .................................................................... +7V
Pin 23 (VSD ) to Pin 24 (VSA ) ........................................................... ±0.3V
ANALOG COMMON to DIGITAL COMMON ....................................... ±1V
Control Inputs to DIGITAL COMMON ............................. –0.3 to VS + 0.3V
Analog Input Voltage.......................................................................... ±20V
Maximum Junction Temperature ..................................................... 160°C
Internal Power Dissipation ............................................................. 750mW
Lead Temperature (soldering, 10s) ............................................... +300°C
The ADS7800 is an ESD (electrostatic discharge) sensitive
device. The digital control inputs have a special FET struc-
ture, which turns on when the input exceeds the supply by
18V, tominimizeESDdamage. However, permanentdamage
may occur on unconnected devices subject to high energy
electrostatic fields. When not in use, devices must be stored in
conductive foam or shunts. The protective foam should be
discharged to the destination socket before devices are re-
moved.
Thermal Resistance, θJA
:
Plastic DIP ................................................................................ 100°C/W
SOIC ......................................................................................... 100°C/W
Ceramic ...................................................................................... 50°C/W
PACKAGE/ORDERING INFORMATION
For the most current package and ordering information, see
the Package Option Addendum located at the end of this data
sheet.
ADS7800
SBAS001A
3
www.ti.com
PIN ASSIGNMENTS
PIN CONFIGURATION
Top View
DIP/SOIC
PIN # NAME
DESCRIPTION
1
2
3
IN1
IN2
±10V Analog Input. Connected to GND for ±5V range.
±5V Analog Input. Connected to GND for ±10V range.
REF
+2V Reference Output. Bypass to GND with 22µF to
47µF Tantalum. Buffer for external loads.
IN1
IN2
1
2
3
4
5
6
7
8
9
24 VSA
23 VSD
22 –VS
21 BUSY
20 CS
19 R/C
18 HBE
17 D0
4
5
AGND
D11
D10
D9
Analog Ground. Connect to pin 13.
Data Bit 11. Most Significant Bit (MSB).
Data Bit 10.
REF
AGND
D11
D10
D9
6
7
Data Bit 9.
8
D8
Data Bit 8.
9
D7
Data Bit 7 if HBE is LOW; LOW if HBE is HIGH.
Data Bit 6 if HBE is LOW; LOW if HBE is HIGH.
Data Bit 5 if HBE is LOW; LOW if HBE is HIGH.
Data Bit 4 if HBE is LOW; LOW if HBE is HIGH.
Digital Ground. Connect to pin 4.
10
11
12
13
14
15
16
17
D6
D5
D4
D8
DGND
D3
Data Bit 3 if HBE is LOW; Data Bit 11 if HBE is HIGH.
Data Bit 2 if HBE is LOW; Data Bit 10 if HBE is HIGH.
Data Bit 1 if HBE is LOW; Data Bit 9 if HBE is HIGH.
D7
16 D1
D2
D6 10
D5 11
D4 12
15 D2
D1
14 D3
D0
Data Bit 0 if HBE is LOW. Least Significant Bit (LSB);
Data Bit 8 if HBE is HIGH.
13 DGND
18
HBE
High Byte Enable. When held LOW, data output as 12
bits in parallel. When held HIGH, four MSBs presented on
pins 14-17, pins 9-12 output LOWs. Must be LOW to
initiate conversion.
19
20
21
R/C
CS
Read/Convert. Falling edge initiates conversion when CS
is LOW, HBE is LOW, and BUSY is HIGH.
Chip Select. Outputs in Hi-Z state when HIGH. Must be
LOW to initiate conversion or read data.
BUSY
Busy. Output LOW during conversion. Data valid on rising
edge in Convert Mode.
22
23
–VS
VSD
Negative Power Supply. –12V or –15V. Bypass to GND.
Positive Digital Power Supply. +5V. Connect to pin 24,
and bypass to GND.
24
VSA
Positive Analog Power Supply. +5V. Connect to pin 23,
and bypass to GND.
ADS7800
4
SBAS001A
www.ti.com
TYPICAL PERFORMANCE CURVES
At +VS = +5V, –VS = –15V, and TA = +25°C, unless otherwise noted. All plots use 1024 point FFTs.
FREQUENCY SPECTRUM (10kHz fIN
)
FREQUENCY SPECTRUM (50kHz fIN
fIN = 50kHz
)
0
–20
0
–20
fIN = 10kHz
SAMPLING = 330kHz
f
fSAMPLING = 330kHz
TA = 25°C
TA = 25°C
–40
–40
–60
–60
–80
–80
–100
–120
–100
–120
0
50
100
Frequency (kHz)
150 165
0
50
100
Frequency (kHz)
150 165
SIGNAL/(NOISE + DISTORTION) vs
INPUT FREQUENCY AND AMBIENT TEMPERATURE
SPURIOUS FREE DYNAMIC RANGE vs
INPUT FREQUENCY AND AMBIENT TEMPERATURE
75
70
65
95
90
85
80
75
70
65
–55°C
+25°C
+125°C
1
10
50
150
1
10
50
150
Input Frequency (kHz)
Input Frequency (kHz)
SPURIOUS FREE DYNAMIC RANGE vs
INPUT FREQUENCY AND NEGATIVE SUPPLY VOLTAGE
SIGNAL/(NOISE + DISTORTION) vs
FREQUENCY AND AMPLITUDE
95
90
85
80
75
70
65
80
60
40
20
0
0dB
–VS = –15V
–VS = –12V
–20dB
–40dB
–60dB
1
10
50
150
1
10
50
150
Input Frequency (kHz)
Input Frequency (kHz)
ADS7800
SBAS001A
5
www.ti.com
THEORY OF OPERATION
+5V
1
2
3
4
5
6
7
8
9
IN 1
IN 2
REF
+5V 24
+5V 23
–15V 22
The ADS7800 combines the advantages of advanced CMOS
technology (logic density, stable capacitors, and good
analog switches) with Burr-Brown’s proven skills in laser-
trimmed thin-film resistors to provide a complete sampling
A/D converter.
+
6.8µF
1µF
0.1µF
Input
47µF
+
+
–15V
AGND BUSY 21
D11 (MSB) CS 20
Busy
A basic charge-redistribution successive approximation
architecture converts analog input voltages into digital
words. Figure 1 shows the operation of a simplified 3-bit
charge redistribution A/D. Precision laser-trimmed scaling
resistors at the input divide standard input ranges (±10V or
±5V for the ADS7800) into levels compatible with the
CMOS characteristics of the internal capacitor array.
D10
D9
R/C 19
HBE 18
D0 (LSB) 17
D1 16
Convert
Command
D8
D7
While in the sampling mode, the capacitor array switch for
the MSB capacitor (S1) is in position “S”, so that the charge
on the MSB capacitor is proportional to the voltage level of
the analog input signal, and the remaining array switches (S2
and S3) are set to position “R” to provide an accurate bipolar
offset from the reference source REF. At the same time,
switch SC is also in the closed position to auto-zero any
offset errors in the CMOS comparator.
10 D6
11 D5
12 D4
D2 15
D3 14
DGND 13
D11
(MSB)
D0
(LSB)
Data Out
When a convert command is received, switch S1 is opened
to trap a charge on the MSB capacitor proportional to the
input level at the time of the sampling command, switches
S2 and S3 are opened to trap an offset charge, and switch
SC is opened to float the comparator input. The charge
trapped on the capacitor array can now be moved between
the three capacitors in the array by connecting switches S1,
S2 and S3 to positions “R” (to connect to REF) or “G” (to
connect to GND) successively, changing the voltage gener-
ated at the comparator input node.
FIGURE 2. Basic ±10V Operation.
OPERATION
BASIC OPERATION
Figure 2 shows the simple hookup circuit required to operate
the ADS7800 in a ±10V range in the Convert Mode. A
convert command arriving on pin 19, R/C, (a pulse taking
pin 19 LOW for a minimum of 40ns) puts the ADS7800 in
the hold mode, and a conversion is started. Pin 21, BUSY,
will be held LOW during the conversion, and rises only after
the conversion is completed and the data has been trans-
ferred to the output latches. Thus, the rising edge of the
signal on pin 21 can be used to read the data from the
conversion. Also, during conversion, the BUSY signal puts
the output data lines in Hi-Z states and inhibits input lines.
This means that pulses on pin 19 are ignored, so that new
conversions cannot be initiated during a conversion, either
as a result of spurious signals or to short-cycle the
ADS7800.
The first approximation connects the MSB capacitor via
switch S1 to REF, while switches S2 and S3 are connected
to GND. Depending on whether the comparator output is
HIGH or LOW, the logic will then latch S1 in position “R”
or “G”, and moves on to make the next approximation by
connecting S2 to REF and S3 to GND. When the three
successive approximation steps are made for this simple
converter, the voltage level at the comparator will be within
1/2LSB of GND, and the data output word will be based on
reading the positions of S1, S2 and S3.
In the Read Mode, the input to pin 19 is kept normally LOW,
and a HIGH pulse is used to read data and initiate a
conversion. In this mode, the rising edge of R/C on pin 19
will enable the output data pins, and the data from the
previous conversion becomes valid. The falling edge then
puts the ADS7800 in a hold mode, and initiates a new
conversion.
Comparator
To Switches
SC
L
o
g
i
Input
Signal
Out
4C
2C
R
C
S
c
S1
G
S2
G
S3
G
R
R
The ADS7800 will begin acquiring a new sample as soon
as the conversion is completed, even before the BUSY
output rises on pin 21, and will track the input signal until
the next conversion is started, whether in the Convert Mode
or the Read Mode.
+
Ref
–
FIGURE 1. 3-Bit Charge Redistribution A/D.
ADS7800
6
SBAS001A
www.ti.com
CS R/C HBE BUSY
OPERATION
R/C
1
0
0
X
1↓0
1
X
0
0
1
1
1
None - Outputs in Hi-Z State.
Holds Signal and Initiates Conversion.
Output Three-State Buffers Enabled once
Conversion has Finished.
tB
BUSY
0
0
0
X
1
1↓0
0
1
1
1
X
1
1
1
0
Enable Hi-Byte in 8-bit Bus Mode.
Inhibit Start of Conversion.
None - Outputs in Hi-Z State.
Conversion in Progress. Outputs Hi-Z
State. New Conversion Inhibited until
Present Conversion has Finished.
tDBC
tC
Converter Acquisition
Mode
X
Conversion
Acquisition
Conversion
tAP
Hold Time
TABLE II. Control Line Functions.
FIGURE 3. Acquisition and Conversion Timing.
For stand-alone operation, control of the ADS7800 is
accomplished by a single control line connected to R/C. In
this mode, CS and HBE are connected to GND. The output
data are presented as 12-bit words. The stand-alone mode
is used in systems containing dedicated input ports which
do not require full bus interface capability.
SYMBOL
PARAMETER
MIN
TYP MAX
UNITS
tDBC
tB
tAP
∆tAP
tC
BUSY delay from R/C
BUSY Low
Aperture Delay
Aperture Jitter
80
2.5
13
150
2.47 2.70
150
2.7
ns
µs
ns
ps, rms
µs
Conversion Time
Conversion is initiated by a HIGH-to-LOW transition on
R/C. The three-state data output buffers are enabled when
R/C is HIGH and BUSY is HIGH. Thus, there are two
possible modes of operation: conversion can be initiated
with either positive or negative pulses. In either case, the
R/C pulse must remain LOW a minimum of 40ns.
TABLE I. Acquisition and Conversion Timing.
For use with an 8-bit bus, the data can be read out in two
bytes under the control of pin 18, HBE. With a LOW input
on pin 18, at the end of a conversion, the 8 LSBs of data
are loaded into the latches on pins 9 through 12 and 14
through 17. Taking pin 18 HIGH then loads the 4 MSBs on
pins 14 through 17, with pins 9 through 12 being forced
LOW.
Figure 6 illustrates timing when conversion is initiated by
an R/C pulse which goes LOW and returns HIGH during the
conversion. In this case (Convert Mode), the three-state
outputs go into the Hi-Z state in response to the falling edge
of R/C, and are enabled for external access of the data after
completion of the conversion.
ANALOG INPUT RANGES
Figure 7 illustrates the timing when conversion is initiated
by a positive R/C pulse. In this mode (Read Mode), the
output data from the previous conversion is enabled during
the HIGH portion of R/C. A new conversion starts on the
falling edge of R/C, and the three-state outputs return to the
Hi-Z state until the next occurrence of a HIGH on R/C.
The ADS7800 offers two standard bipolar input ranges:
±10V and ±5V. If a ±10V range is required, the analog input
signal should be connected to pin 1. A signal requiring a
±5V range should be connected to pin 2. In either case, the
other pin of the two must be grounded or connected to the
adjustment circuits described in the section on calibration.
(See Figures 4 and 5, or 10 and 11.)
CONVERSION START
CONTROLLING THE ADS7800
A conversion is initiated on the ADS7800 only by a negative
transition occurring on R/C, as shown in Table I. No other
combination of states or transitions will initiate a conver-
sion. Conversion is inhibited if either CS or HBE are HIGH,
or if BUSY is LOW. CS and HBE should be stable a
minimum of 25ns prior to the transition on R/C. Timing
relationships for start of conversion are illustrated in Figure
8.
The ADS7800 can be easily interfaced to most micropro-
cessor-based and other digital systems. The microprocessor
may take full control of each conversion, or the ADS7800
may operate in a stand-alone mode, controlled only by the
R/C input. Full control consists of initiating the conversion
and reading the output data at user command, transmitting
data either all 12-bits in one parallel word, or in two 8-bit
bytes. The three control inputs (CS, R/C and HBE) are all
TTL/CMOS compatible. The functions of the control lines
are shown in Table II.
The BUSY output indicates the current state of the converter
by being LOW only during conversion. During this time the
three-state output buffers remain in a Hi-Z state, and
therefore data cannot be read during conversion. During this
period, additional transitions on the three digital inputs (CS,
R/C and HBE) will be ignored, so that conversion cannot
be prematurely terminated or restarted.
ADS7800
SBAS001A
7
www.ti.com
INTERNAL CLOCK
The ADS7800 has an internal clock that is factory trimmed
to achieve a typical conversion time of 2.47µs, and a
maximum conversion time over the full operating tempera-
ture range of 2.7µs. No external adjustments are required,
and with the guaranteed maximum acquisition time of
300ns, throughput performance is assured with convert
pulses as close as 3µs.
1
2
ADS7800
±5V
Input
FIGURE 5. ±5V Range Without Trims.
READING DATA
CALIBRATION PROCEDURE
After conversion is initiated, the output buffers remain in a
Hi-Z state until the following three logic conditions are
simultaneously met: R/C is HIGH, BUSY is HIGH and CS
is LOW. Upon satisfaction of these conditions, the data lines
are enabled according to the state of HBE. See Figure 9 and
Table III for timing relationships and specifications.
First, trim offset, by applying at the input (pin 1 or 2) the
mid-point transition voltage (–2.44mV for the ±10V range,
–1.22mV for the ±5V range.) With the ADS7800 converting
continually, adjust potentiometer R1 until the MSB (D11 on
pin 5) is toggling alternately HIGH and LOW.
Next adjust full scale, by applying at the input a DC input
signal that is 3/2LSB below the nominal full scale voltage
(+9.9927V for the ±10V range, +4.9963V for the ±5V
range.) With the ADS7800 converting continually, adjust
R2 until the LSB (D0 on pin 17) is toggling HIGH and LOW
with all of the other bits HIGH.
CALIBRATION
OPTIONAL EXTERNAL GAIN AND OFFSET TRIM
Offset and full-scale errors may be trimmed to zero using
external offset and full-scale trim potentiometers connected
to the ADS7800 as shown in Figures 10 and 11.
LAYOUT CONSIDERATIONS
Because of the high resolution and linearity of the ADS7800,
system design problems such as ground path resistance and
contact resistance become very important.
If adjustment of offset and full scale is not required,
connections as shown in Figures 4 and 5 should be used.
ANALOG SIGNAL SOURCE IMPEDANCE
The input resistance of the ADS7800 is 6.3kΩ or 4.2kΩ (for
the ±10V and ±5V ranges respectively.) To avoid introduc-
ing distortion, the source resistance must be very low, or
constant with signal level. The output impedance provided
by most op amps is ideal.
±10V
1
Input
ADS7800
2
Pins 23 (VSD ) and 24 (VSA ) are not connected internally
on the ADS7800, to maximize accuracy on the chip. They
should be connected together as close as possible to the unit.
FIGURE 4. ±10V Range Without Trims.
tW
R/C
tB
BUSY
tDBC
tAP
tDBE
Converter
Acquire
Convert
tC
Acquire
tA
Convert
Mode
tDB
Data Valid
tHDR and tHL
Hi-Z State
Data
BUS
Data Valid
Hi-Z State
FIGURE 6. Convert Mode: R/C Pulse LOW — Outputs Enabled After Conversion.
ADS7800
8
SBAS001A
www.ti.com
R/C
tW
tB
BUSY
tDBC
tAP
tDBE
tAP
Convert
Converter
Mode
Acquire
Convert
tC
Acquire
tA
tDD
Hi-Z State
tHDR and tHL
Data
BUS
Data
Valid
Data
Valid
Hi-Z State
Hi-Z State
FIGURE 7. Read Mode: R/C Pulse HIGH— Outputs Enabled Only When R/C is High.
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
tW
R/C Pulse Width
BUSY delay from R/C
40
10
80
ns
ns
tDBC
tB
150
2.7
BUSY LOW
2.5
13
µs
tAP
∆tAP
tC
Aperture Delay
ns
Aperture Jitter
150
2.47
100
75
ps, rms
µs
Conversion Time
2.70
tDBE
tDB
tA
BUSY from End of Conversion
BUSY Delay after Data Valid
Acquisition Time
ns
25
200
300
3.0
ns
130
2.6
50
ns
tA+tC
tHDR
tS
Throughput Time
µs
Valid Data Held After R/C LOW
CS or HBE LOW before R/C Falls
CS or HBE LOW after R/C Falls
Data Valid from CS LOW, R/C HIGH, and HBE in Desired State (Load = 100pF)
Valid Data Held After R/C Low
Delay to Hi-Z State after R/C Falls or CS Rises (3kΩ Pullup or Pulldown)
20
25
25
ns
5
ns
tH
0
ns
tDD
tHDR
tHL
65
150
150
ns
20
50
ns
50
ns
TABLE III. Timing Specifications (TMIN to TMAX).
Pin 24 may be slightly more sensitive than pin 23 to supply
variations, but to maintain maximum system accuracy, both
should be well isolated from digital supplies with wide load
variations.
tS
tH
CS or
HBE
To limit the effects of digital switching elsewhere in a
system on the analog performance of the system, it often
makes sense to run a separate +5V supply conductor from
the supply regulator to any analog components requiring
+5V, including the ADS7800.
tW
R/C
tDBC
BUSY
The VS pins (23 and 24) should be connected together and
bypassed with a parallel combination of a 6.8µF tantalum
capacitor and a 0.1µF ceramic capacitor located close to the
converter to obtain noise-free operation. (See Figure 2.) The
–VS pin 22 should be bypassed with a 1µF tantalum
capacitor, again as close as possible to the ADS7800.
Data
Bus
Data Valid
Hi-Z State
tHDR and tHL
FIGURE 8. Conversion Start Timing.
Noise on the power supply lines can degrade converter
performance, especially noise and spikes from a switching
power supply. Appropriate supplies or filters must be used.
The GND pins (4 and 13) are also separated internally, and
should be directly connected to a ground plane under the
ADS7800
SBAS001A
9
www.ti.com
converter if at all possible. A ground plane is usually the best
solution for preserving dynamic performance and reducing
noise coupling into sensitive converter circuits. Where any
compromises must be made, the common return of the
analog input signal should be referenced to pin 4, AGND,
on the ADS7800, which prevents any voltage drops that
might occur in the power supply common returns from
appearing in series with the input signal.
±10V
Input
External
Gain Adjust
R2
100Ω
1
2
3
4
5
6
7
ADS7800
+5V
R1
Bipolar
Zero
Adjust
10kΩ
10k
49.9Ω
6.65kΩ
Coupling between analog input and digital lines should be
minimized by careful layout. For instance, if the lines must
cross, they should do so at right angles. Parallel analog and
digital lines should be separated from each other by a pattern
connected to common.
–15V
FIGURE 10. ±10V Range With External Trims.
MINIMIZING “GLITCHES”
If external full scale and offset potentiometers are used, the
potentiometers and related resistors should be located as
close to the ADS7800 as possible.
Coupling of external transients into an A/D converter can
cause errors which are difficult to debug. In addition to the
discussions earlier on layout considerations for supplies,
bypassing and grounding, there are several other useful
steps that can be taken to get the best analog performance
out of a system using the ADS7800. These potential system
problem sources are particularly important to consider when
developing a new system, and looking for the causes of
errors in breadboards.
CS
R/C
HBE
First, care should be taken to avoid glitches during critical
times in the sampling and conversion process. Since the
ADS7800 has an internal sample/hold function, the signal
that puts it into the hold state (R/C going LOW) is critical, as
it would be on any sample/hold amplifier. The R/C falling
edge should be sharp and have minimal ringing, especially
during the 20ns after it falls.
BUSY
tDB
Data Valid
DB11-DB0
tDD
tHL
t
HDR
&
Although not normally required, it is also good practice to
avoid glitching the ADS7800 while bit decisions are being
made. Since the above discussion calls for a fast, clean rise
and fall on R/C, it makes sense to keep the rising edge of the
convert pulse outside the time when bit decisions are being
made. In other words, the convert pulse should either be
short (under 100ns so that it transitions before the MSB
decision), or relatively long (over 2.75µs to transition after
the LSB decision).
FIGURE 9. Read Cycle Timing.
REFERENCE BYPASS
Pin 3 (REF) should be bypassed with a 22µF to 47µF
tantalum capacitor. A rated working voltage of 2V or more
is acceptable here. This pin is used to enhance the system
accuracy of the internal reference circuit, and is not
recommended for driving external signals. If there are
important system reasons for using the ADS7800 reference
externally, the output of pin 3 must be appropriately
buffered.
1
2
3
4
5
6
7
ADS7800
±5V
Input
R2
External
Gain Adjust
“HOT SOCKET” PRECAUTION
100Ω
+5V
Two separate +5V VS pins, 23 and 24, are used to minimize
noise caused by digital transients. If one pin is powered and
the other is not, the ADS7800 may “Latch Up” and draw
excessive current. In normal operation, this is not a problem
because both pins will be soldered together. However,
during evaluation, incoming inspection, repair, etc., where
the potential of a “Hot Socket” exists, care should be taken
to power the ADS7800 only after it has been socketed.
R1
Bipolar
Zero
Adjust
10kΩ
30.1kΩ
301Ω
10kΩ
–15V
FIGURE 11. ±5V Range With External Trims.
ADS7800
10
SBAS001A
www.ti.com
Next, although the data outputs are forced into a Hi-Z state
during conversion, fast bus transients can still be capaci-
tively coupled into the ADS7800. If the data bus experiences
fast transients during conversion, these transients can be
attenuated by adding a logic buffer to the data outputs. The
BUSY output can be used to enable the buffer.
Finally, in multiplexed systems, the timing on when the
multiplexer is switched may affect the analog performance
of the system. In most applications, the multiplexer can be
switched as soon as R/C goes LOW (with appropriate
delays), but this may affect the conversion if the switched
signal shows glitches or significant ringing at the ADS7800
input. Whenever possible, it is safer to wait until the
conversion is completed before switching the multiplexer.
The extremely fast acquisition time and conversion time of
the ADS7800 make this practical in many applications.
Naturally, transients on the analog input signal are to be
avoided, especially at times within ±20ns of R/C going
LOW, when they may be trapped as part of the charge on the
capacitor array. This requires careful layout of the circuit in
front of the ADS7800.
INPUT VOLTAGE RANGE AND LSB VALUES
Input Voltage Range Defined As:
Analog Input Connected to Pin
Pin Connected to GND
±10V
±5V
2
1
1
2
One Least Significant Bit (LSB)
FSR/212
20V/212
10V/212
4.88mV
2.44mV
OUTPUT TRANSITION VALUES
FFEH to FFFH
+Full Scale
+10V–3/2LSB
+9.9927V
+5V–3/2LSB
+4.9963V
7FFH to 800H
000H to 001H
Mid Scale
(Bipolar Zero)
–Full Scale
0V–1/2LSB
–2.44mV
0V–1/2LSB
–1.22mV
–10V+1/2LSB
–9.9976V
–5V+1/2LSB
–4.9988V
TABLE IV. Input Voltages, Transition Values, and LSB Values.
ADS7800
SBAS001A
11
www.ti.com
PACKAGE OPTION ADDENDUM
www.ti.com
25-Jan-2006
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
ADS7800AH
NRND
CDIP SB
JDN
24
16 Green (RoHS &
no Sb/Br)
Call TI
N / A for Pkg Type
ADS7800AH-BI
ADS7800BH
OBSOLETE CDIP SB
NRND CDIP SB
JD
24
24
TBD
Call TI
Call TI
Call TI
JDN
16 Green (RoHS &
no Sb/Br)
N / A for Pkg Type
ADS7800BH-BI
ADS7800JP
ADS7800JU
OBSOLETE CDIP SB
JD
NT
24
24
24
TBD
Call TI
Call TI
ACTIVE
ACTIVE
PDIP
SOIC
15
33
TBD
CU NIPDAU N / A for Pkg Type
DW
Pb-Free
(RoHS)
CU NIPDAU Level-3-260C-168 HR
ADS7800JU/1K
ADS7800JU/1KE4
ADS7800JUE4
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
DW
DW
DW
24
24
24
1000
1000
33
Pb-Free
(RoHS)
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
Pb-Free
(RoHS)
Pb-Free
(RoHS)
ADS7800KP
ADS7800KU
ACTIVE
ACTIVE
PDIP
SOIC
NT
24
24
15
33
TBD
CU NIPDAU N / A for Pkg Type
DW
Pb-Free
(RoHS)
CU NIPDAU Level-3-260C-168 HR
ADS7800KU/1K
ADS7800KU/1KE4
ADS7800KUE4
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
DW
DW
DW
24
24
24
1000
1000
33
Pb-Free
(RoHS)
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
Pb-Free
(RoHS)
Pb-Free
(RoHS)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
25-Jan-2006
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
MECHANICAL DATA
MCDI005 – JANUARY 1998
JD (R-CDIP-T**)
CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE
24 PINS SHOWN
A
24
13
0.590 (15,00)
TYP
1
12
0.065 (1,65)
0.045 (1,14)
0.175 (4,45)
0.140 (3,56)
0.620 (15,75)
0.590 (14,99)
0.075 (1,91) MAX (4 Places)
Seating Plane
0.020 (0,51) MIN
0°–15°
0.021 (0,53)
0.015 (0,38)
0.125 (3,18) MIN
0.100 (2,54)
0.012 (0,30)
0.008 (0,20)
PINS **
24
28
1.450
40
48
52
DIM
1.250
2.050
2.435
2.650
A MAX
(31,75) (36,83) (52,07) (61,85) (67,31)
4040087/B 04/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a metal lid.
D. The terminals are gold-plated.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MCDI046 – JANUARY 2002
JDN (R–CDIP–T24)
CERAMIC SIDE-BRAZE DUAL-IN-LINE
1.212 (30,78)
1.188 (30,18)
24
13
0.310 (7,87)
0.280 (7,11)
Index
1
12
Area
0.010 (0,25)
MIN
0.060 (1,52)
E
0.038 (0,97)
0.325 (8,26)
0.290 (7,37)
0.175 (4,45)
0.105 (2,67)
Base
Plane
Seating
Plane
D
0°– 15°
0.065 (1,65)
0.030 (0,76)
0.021 (0,53)
0.015 (0,38)
0.055 (1,40)
0.025 (0,64)
E
E
0.012 (0,30)
0.008 (0,20)
0.175 (4,45)
0.125 (3,18)
0.100 (2,54)
TYP
0.300 (7,62)
TYP
4204038/A 12/01
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Leads within 0.005 (0.13) radius of true position (TP) at gage plane with maximum material condition and unit installed.
D. The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
E. Outlines on which the seating plane is coincident with the plane (standoff = 0), terminal lead standoffs are not required, and lead
shoulder may equal lead width along any part of the lead above the seating/base plane.
F. A visual index feature must be located within the cross-hatched area.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MPDI004 – OCTOBER 1994
NT (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
24 PINS SHOWN
A
PINS **
24
28
DIM
24
13
1.260
(32,04) (36,20)
1.425
A MAX
1.230
(31,24) (35,18)
1.385
A MIN
B MAX
B MIN
0.280 (7,11)
0.250 (6,35)
0.310
(7,87)
0.315
(8,00)
1
12
0.290
(7,37)
0.295
(7,49)
0.070 (1,78) MAX
B
0.020 (0,51) MIN
0.200 (5,08) MAX
Seating Plane
0.125 (3,18) MIN
0.100 (2,54)
0.010 (0,25)
0°–15°
0.021 (0,53)
0.015 (0,38)
M
0.010 (0,25) NOM
4040050/B 04/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2006, Texas Instruments Incorporated
相关型号：
ADS7800AH-BI
ADC, Successive Approximation, 12-Bit, 1 Func, 1 Channel, Parallel, 8 Bits, Parallel, 4 Bits, Parallel, Word Access, CMOS, CDIP24, 0.300 INCH, HERMETIC SEALED, CERAMIC, SDIP-24
BB
ADS7800BH-BI
ADC, Successive Approximation, 12-Bit, 1 Func, 1 Channel, Parallel, 8 Bits, Parallel, 4 Bits, Parallel, Word Access, CMOS, CDIP24, 0.300 INCH, HERMETIC SEALED, CERAMIC, SDIP-24
BB
ADS7800BH-BI
1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP24, 0.300 INCH, HERMETIC SEALED, CERAMIC, SDIP-24
ROCHESTER
ADS7800JP
1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP24, 0.300 INCH, GREEN, PLASTIC, DIP-24
ROCHESTER
©2020 ICPDF网 联系我们和版权申明