ADS7830 [TI]
具有 I2C 接口的 8 位、8 通道采样模数转换器;
| 型号： | ADS7830 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有 I2C 接口的 8 位、8 通道采样模数转换器 转换器 模数转换器 |
| 文件： | 总26页 (文件大小：929K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
8-Bit, 8-Channel Sampling
ANALOG-TO-DIGITAL CONVERTER
with I2C™ Interface
Check for Samples: ADS7830
1
FEATURES
APPLICATIONS
23
•
70kHz SAMPLING RATE
•
•
•
•
•
VOLTAGE-SUPPLY MONITORING
•
±0.5LSB INL/DNL
ISOLATED DATA ACQUISITION
TRANSDUCER INTERFACE
•
•
•
•
•
8 BITS NO MISSING CODES
4 DIFFERENTIAL/8 SINGLE-ENDED INPUTS
2.7V TO 5V OPERATION
BATTERY-OPERATED SYSTEMS
REMOTE DATA ACQUISITION
BUILT-IN 2.5V REFERENCE/BUFFER
SUPPORTS ALL THREE I2C MODES:
Standard, Fast, and High-Speed
DESCRIPTION
The ADS7830 is a single-supply, low-power, 8-bit
data acquisition device that features a serial I2C
interface and an 8-channel multiplexer. The Analog-
to-Digital (A/D) converter features a sample-and-hold
amplifier and internal, asynchronous clock. The
combination of an I2C serial, 2-wire interface and
micropower consumption makes the ADS7830 ideal
for applications requiring the A/D converter to be
close to the input source in remote locations and for
applications requiring isolation. The ADS7830 is
available in a TSSOP-16 package.
•
LOW POWER:
180μW (Standard Mode)
300μW (Fast Mode)
675μW (High-Speed Mode)
•
•
DIRECT PIN COMPATIBLE WITH ADS7828
TSSOP-16 PACKAGE
CH0
CH1
CH2
CH3
SAR
8-Channel
MUX
CH4
CH5
CH6
CH7
COM
SDA
SCL
CDAC
Serial
Interface
A0
Comparator
A1
S/H Amp
2.5V VREF
REFIN/REFOUT
Buffer
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
3
I2C is a trademark of NXP Semiconductors.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2003–2012, Texas Instruments Incorporated
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION(1)
MAXIMUM
INTEGRAL
LINEARITY ERROR
(LSB)
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
DESIGNATOR
ORDERING
NUMBER
TRANSPORT
MEDIA, QUANTITY
PRODUCT
PACKAGE-LEAD
ADS7830IPWT
ADS7830IPWR
Tape and Reel, 250
Tape and Reel, 2500
ADS7830I
±0.5
TSSOP-16
PW
–40°C to +125°C
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the
device product folder at www.ti.com.
ABSOLUTE MAXIMUM RATINGS(1)
VALUE
–0.3 to +6
UNIT
V
+VDD to GND
Digital Input Voltage to GND
Operating Temperature Range
Storage Temperature Range
Junction Temperature (TJ max)
TSSOP Package
–0.3 to +VDD + 0.3
–40 to +125
–65 to +150
+150
V
°C
°C
°C
Power Dissipation
(TJ max – TA)/θJA
240
θJA Thermal Impedance
°C/W
(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute
maximum conditions for extended periods may affect device reliability.
PIN DESCRIPTIONS
NAME DESCRIPTION
PIN CONFIGURATION
PIN
1
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
GND
REFIN
Analog Input Channel 0
Analog Input Channel 1
Analog Input Channel 2
Analog Input Channel 3
Analog Input Channel 4
Analog Input Channel 5
Analog Input Channel 6
Analog Input Channel 7
Analog Ground
PW PACKAGE
TSSOP-16
(Top View)
2
3
4
+VDD
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
1
2
3
4
5
6
7
8
16
5
6
15 SDA
14 SCL
13 A1
7
8
9
/
12 A0
10
Internal +2.5V Reference, External Reference Input
REFOUT
COM
A0
11 COM
11
12
13
14
15
16
Common to Analog Input Channel
Slave Address Bit 0
Slave Address Bit 1
Serial Clock
REFIN / REFOUT
GND
10
9
A1
SCL
SDA
Serial Data
+VDD Power Supply, 3.3V Nominal
2
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
ELECTRICAL CHARACTERISTICS: +2.7V
At TA = –40°C to +125°C, +VDD = +2.7V, VREF = +2.5V, and SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless
otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG INPUT
Full-Scale Input Scan
Positive Input – Negative Input
Positive Input
0
VREF
+VDD + 0.2
+0.2
V
V
–0.2
–0.2
Absolute Input Range
Negative Input
V
Capacitance
25
±1
pF
µA
Leakage Current
SYSTEM PERFORMANCE
No Missing Codes
Integral Linearity Error
Differential Linearity Error
Offset Error
8
Bits
LSB(1)
LSB
±0.1
±0.1
+0.5
±0.05
±0.1
±0.05
100
±0.5
±0.5
+1
LSB
Offset Error Match
Gain Error
±0.25
±0.5
±0.25
LSB
LSB
Gain Error Match
Noise
LSB
µVRMS
dB
Power-Supply Rejection
SAMPLING DYNAMICS
72
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
70
10
kSPS(2)
kSPS
kSPS
µs
Throughput Frequency
Standard Mode, SCL = 100kHz
2.5
Conversion Time
5
AC ACCURACY
Total Harmonic Distortion
Signal-to-Ratio
VIN = 2.5VPP at 1kHz
VIN = 2.5VPP at 1kHz
VIN = 2.5VPP at 1kHz
VIN = 2.5VPP at 1kHz
–72
50
49
68
90
dB(3)
dB
Signal-to-(Noise+Distortion) Ratio
Spurious-Free Dynamic Range
Isolation Channel-to-Channel
VOLTAGE REFERENCE OUTPUT
dB
dB
dB
TA = –40°C to +85°C
TA = –40°C to +125°C
TA = –40°C to +85°C
TA = –40°C to +125°C
Internal Reference ON
Internal Reference OFF
2.48
2.47
2.52
2.53
V
V
Range
15
40
110
1
ppm/°C
ppm/°C
Ω
Internal Reference Drift
Output Impedance
Quiescent Current
GΩ
Internal Reference ON,
SCL and SDA pulled HIGH
850
µA
VOLTAGE REFERENCE INPUT
Range
0.05
VDD
V
Resistance
1
GΩ
µA
Current Drain
High-Speed Mode: SCL= 3.4MHz
20
(1) LSB means least significant bit. When VREF = 2.5V, 1LSB is 9.8mV.
(2) kSPS means kilo samples-per-second.
(3) THD measured out to the 9th-harmonic.
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
ELECTRICAL CHARACTERISTICS: +2.7V (continued)
At TA = –40°C to +125°C, +VDD = +2.7V, VREF = +2.5V, and SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless
otherwise noted.
PARAMETER
DIGITAL INPUT/OUTPUT
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Logic Family
CMOS
VIH
VIL
VOL
IIH
+VDD × 0.7
–0.3
+VDD + 0.5
+VDD × 0.3
0.4
V
V
Logic Levels
Minimum 3mA Sink Current
VIH = +VDD + 0.5V
VIL = –0.3V
V
10
µA
µA
Input Leakage
Data Format
IIL
–10
2.7
Straight Binary
ADS7830 HARDWARE ADDRESS (10010 Binary)
Power-Supply Requirements
Power-Supply Voltage, +VDD
Specified Performance
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
3.6
V
225
100
60
320
µA
µA
µA
µW
µW
µW
µA
µA
µA
nA
Quiescent Current
Power Dissipation
Standard Mode, SCL = 100kHz
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
675
300
180
70
1000
Standard Mode, SCL = 100kHz
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
Power-Down Mode
25
Power-Down Mode with Wrong Address Selected
Standard Mode, SCL = 100kHz
SCL Pulled HIGH, SDA Pulled HIGH
6
Full Power-Down
400
3000
+125
TEMPERATURE RANGE
Specified Performance
–40
°C
4
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
ELECTRICAL CHARACTERISTICS: +5V
At TA = –40°C to +125°C, +VDD = +5.0V, VREF = External +5.0V, and SCL Clock Frequency = 3.4MHz (High-Speed Mode),
unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG INPUT
Full-Scale Input Scan
Positive Input – Negative Input
Positive Input
0
VREF
+VDD + 0.2
+0.2
V
V
–0.2
–0.2
Absolute Input Range
Negative Input
V
Capacitance
25
±1
pF
µA
Leakage Current
SYSTEM PERFORMANCE
No Missing Codes
Integral Linearity Error
Differential Linearity Error
Offset Error
8
Bits
LSB(1)
LSB
±0.1
±0.1
+0.5
±0.05
±0.1
±0.05
100
±0.5
±0.5
+1
LSB
Offset Error Match
Gain Error
±0.25
±0.5
±0.25
LSB
LSB
Gain Error Match
Noise
LSB
µVRMS
dB
Power-Supply Rejection
SAMPLING DYNAMICS
72
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
70
10
kSPS(2)
kSPS
kSPS
µs
Throughput Frequency
Standard Mode, SCL = 100kHz
2.5
Conversion Time
5
AC ACCURACY
Total Harmonic Distortion
Signal-to-Ratio
VIN = 5VPP at 1kHz
VIN = 5VPP at 1kHz
VIN = 5VPP at 1kHz
VIN = 5VPP at 1kHz
–72
50
49
68
90
dB(3)
dB
Signal-to-(Noise+Distortion) Ratio
Spurious-Free Dynamic Range
Isolation Channel-to-Channel
VOLTAGE REFERENCE OUTPUT
dB
dB
dB
TA = –40°C to +85°C
TA = –40°C to +125°C
TA = –40°C to +85°C
TA = –40°C to +125°C
Internal Reference ON
Internal Reference OFF
2.48
2.47
2.52
2.53
V
V
Range
15
40
110
1
ppm/°C
ppm/°C
Ω
Internal Reference Drift
Output Impedance
Quiescent Current
GΩ
Internal Reference ON,
SCL and SDA pulled HIGH
1300
µA
VOLTAGE REFERENCE INPUT
Range
0.05
VDD
V
Resistance
1
GΩ
µA
Current Drain
High-Speed Mode: SCL= 3.4MHz
20
(1) LSB means least significant bit. When VREF = 2.5V, 1LSB is 9.8mV.
(2) kSPS means kilo samples-per-second.
(3) THD measured out to the 9th-harmonic.
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
ELECTRICAL CHARACTERISTICS: +5V (continued)
At TA = –40°C to +125°C, +VDD = +5.0V, VREF = External +5.0V, and SCL Clock Frequency = 3.4MHz (High-Speed Mode),
unless otherwise noted.
PARAMETER
DIGITAL INPUT/OUTPUT
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Logic Family
CMOS
VIH
VIL
VOL
IIH
+VDD × 0.7
–0.3
+VDD + 0.5
+VDD × 0.3
0.4
V
V
Logic Levels
Minimum 3mA Sink Current
VIH = +VDD + 0.5V
VIL = –0.3V
V
10
µA
µA
Input Leakage
Data Format
IIL
–10
Straight Binary
ADS7830 HARDWARE ADDRESS (10010 Binary)
Power-Supply Requirements
Power-Supply Voltage, +VDD
Specified Performance
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
4.75
5
5.25
V
750
300
150
3.75
1.5
1000
µA
Quiescent Current
Power Dissipation
µA
Standard Mode, SCL = 100kHz
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
µA
5
mW
mW
mW
µA
Standard Mode, SCL = 100kHz
High-Speed Mode: SCL = 3.4MHz
Fast Mode: SCL = 400kHz
0.75
400
150
35
Power-Down Mode
µA
Power-Down Mode with Wrong Address Selected
Standard Mode, SCL = 100kHz
SCL Pulled HIGH, SDA Pulled HIGH
µA
Full Power-Down
400
3000
+125
nA
TEMPERATURE RANGE
Specified Performance
–40
°C
6
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
TIMING DIAGRAM
SDA
tBUF
tLOW
tR
tF
tHD; STA
tSP
SCL
tHD; STA
tSU; STA
tSU; STO
tHD; DAT
tHIGH
tSU; DAT
STOP START
REPEATED
START
TIMING CHARACTERISTICS(1)
At TA = –40°C to +125°C and +VDD = +2.7V, unless otherwise noted.
PARAMETER
SYMBOL
CONDITIONS
Standard Mode
MIN
MAX
100
400
3.4
UNIT
kHz
kHz
MHz
MHz
µs
Fast Mode
SCL Clock Frequency
fSCL
High-Speed Mode, CB = 100pF max
High-Speed Mode, CB = 400pF max
Standard Mode
1.7
4.7
1.3
4.0
600
160
4.7
1.3
160
320
4.0
600
60
Bus Free Time Between a STOP
and START Condition
tBUF
Fast Mode
µs
Standard Mode
µs
Hold Time (Repeated) START
Condition
tHD; STA
Fast Mode
ns
High-Speed Mode
ns
Standard Mode
µs
Fast Mode
µs
LOW Period of the SCL Clock
HIGH Period of the SCL Clock
tLOW
High-Speed Mode, CB = 100pF max(2)
High-Speed Mode, CB = 400pF max(2)
Standard Mode
ns
ns
µs
Fast Mode
ns
tHIGH
High-Speed Mode, CB = 100pF max(2)
High-Speed Mode, CB = 400pF max(2)
Standard Mode
ns
120
4.7
600
160
250
100
10
ns
µs
Setup Time for a Repeated
START Condition
tSU; STA
Fast Mode
ns
High-Speed Mode
ns
Standard Mode
ns
Data Setup Time
tSU; DAT
Fast Mode
ns
High-Speed Mode
ns
(1) All values referred to VIHMIN and VILMAX levels.
(2) For bus line loads CB between 100pF and 400pF the timing parameters must be linearly interpolated.
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
TIMING CHARACTERISTICS(1) (continued)
At TA = –40°C to +125°C and +VDD = +2.7V, unless otherwise noted.
PARAMETER
SYMBOL
CONDITIONS
Standard Mode
MIN
0
MAX
3.45
0.9
UNIT
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
ns
Fast Mode
0
Data Hold Time
tHD; DAT
High-Speed Mode, CB = 100pF max(3)
High-Speed Mode, CB = 400pF max(3)
Standard Mode
0(4)
0(4)
70
150
1000
300
40
Fast Mode
20 + 0.1CB
Rise Time of SCL Signal
tRCL
tRCL1
tFCL
High-Speed Mode, CB = 100pF max(3)
High-Speed Mode, CB = 400pF max(3)
Standard Mode
10
20
80
1000
300
80
Rise Time of SCL Signal After a
Repeated START Condition and
After an Acknowledge Bit
Fast Mode
20 + 0.1CB
High-Speed Mode, CB = 100pF max(3)
High-Speed Mode, CB = 400pF max(3)
Standard Mode
10
20
160
300
300
40
Fast Mode
20 + 0.1CB
Fall Time of SCL Signal
Rise Time of SDA Signal
High-Speed Mode, CB = 100pF max(3)
High-Speed Mode, CB = 400pF max(3)
Standard Mode
10
20
80
1000
300
80
Fast Mode
20 + 0.1CB
tRDA
High-Speed Mode, CB = 100pF max(3)
High-Speed Mode, CB = 400pF max(3)
Standard Mode
10
20
160
300
300
80
Fast Mode
20 + 0.1CB
Fall Time of SDA Signal
tFDA
High-Speed Mode, CB = 100pF max(3)
High-Speed Mode, CB = 400pF max(3)
Standard Mode
10
20
160
4.0
600
160
Setup Time for STOP Condition
tSU; STO
Fast Mode
High-Speed Mode
Capacitive Load for SDA and
SCL Line
CB
tSP
400
pF
Fast Mode
High-Speed Mode
Standard Mode
Fast Mode
50
10
ns
ns
V
Pulse Width of Spike Suppressed
0.2VDD
0.2VDD
0.2VDD
0.1VDD
0.1VDD
0.1VDD
Noise Margin at the HIGH Level
for Each Connected Device
(Including Hysteresis)
VNH
V
High-Speed Mode
Standard Mode
Fast Mode
V
V
Noise Margin at the LOW Level
for Each Connected Device
(Including Hysteresis)
VNL
V
High-Speed Mode
V
(3) For bus line loads CB between 100pF and 400pF the timing parameters must be linearly interpolated.
(4) A device must internally provide a data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCLH
signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.
8
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
TYPICAL CHARACTERISTICS
At TA = +25°C, VDD = +2.7V, VREF = External +2.5V, and fSAMPLE = 50kHz, unless otherwise noted.
INTEGRAL LINEARITY ERROR vs CODE
FFT vs FREQUENCY
(2.5V Internal Reference)
0.5
0.4
0
-20
0.3
0.2
0.1
-40
0
-0.1
-0.2
-0.3
-0.4
-0.5
-60
-80
-100
0
0
0
10
20
25
255
255
0
64
128
192
255
255
100
Frequency (kHz)
Figure 1.
Output Code
Figure 2.
DIFFERENTIAL LINEARITY ERROR vs CODE
(2.5V Internal Reference)
INTEGRAL LINEARITY ERROR vs CODE
(2.5V External Reference)
0.5
0.4
0.5
0.4
0.3
0.3
0.2
0.2
0.1
0.1
0
0
-0.1
-0.2
-0.3
-0.4
-0.5
-0.1
-0.2
-0.3
-0.4
-0.5
64
128
192
0
64
128
192
Output Code
Output Code
Figure 3.
Figure 4.
DIFFERENTIAL LINEARITY ERROR vs CODE
(2.5V External Reference)
CHANGE IN OFFSET vs TEMPERATURE
0.5
0.4
0.10
0.05
0
0.3
0.2
0.1
0
-0.1
-0.2
-0.3
-0.4
-0.5
-0.05
-0.10
64
128
192
-50
-25
0
25
50
75
Output Code
Temperature (°C)
Figure 6.
Figure 5.
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TA = +25°C, VDD = +2.7V, VREF = External +2.5V, and fSAMPLE = 50kHz, unless otherwise noted.
CHANGE IN GAIN vs TEMPERATURE
INTERNAL REFERENCE vs TEMPERATURE
0.10
0.05
0
2.51875
2.51250
2.50625
2.50000
2.49375
2.48750
2.48125
-0.05
-0.10
-50
-25
0
25
50
75
100
-50
-25
0
25
50
75
100
Temperature (°C)
Figure 7.
Temperature (°C)
Figure 8.
POWER-DOWN SUPPLY CURRENT
vs TEMPERATURE
SUPPLY CURRENT vs TEMPERATURE
400
350
300
250
200
150
100
750
600
450
300
150
0
-150
-50
-25
0
25
50
75
100
125
-50
-25
0
25
50
75
100
Temperature (°C)
Temperature (°C)
Figure 10.
Figure 9.
SUPPLY CURRENT vs I2C BUS RATE
INTERNAL VREF vs TURN-ON TIME
100
80
60
40
20
0
300
250
200
150
100
50
No Cap
(37ms)
8-Bit Settling
1mF Cap
(930ms)
8-Bit Settling
0
0
200
400
600
800
Turn-On Time (ms)
Figure 12.
1000
1200
1400
10
100
1k
10k
I2C Bus Rate (KHz)
Figure 11.
10
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
THEORY OF OPERATION
REFERENCE
The ADS7830 is a classic Successive Approximation
Register (SAR) A/D converter. The architecture is
based on capacitive redistribution which inherently
includes a sampleand- hold function. The converter is
fabricated on a 0.6µ CMOS process.
The ADS7830 can operate with an internal 2.5V
reference or an external reference. If a +5V supply is
used, an external +5V reference is required in order
to provide full dynamic range for a 0V to +VDD analog
input. This external reference can be as low as
50mV. When using a +2.7V supply, the internal +2.5V
reference will provide full dynamic range for a 0V to
+VDD analog input.
The ADS7830 core is controlled by an internally
generated free-running clock. When the ADS7830 is
not performing conversions or being addressed, it
keeps the A/D converter core powered off, and the
internal clock does not operate.
As the reference voltage is reduced, the analog
voltage weight of each digital output code is reduced.
This is often referred to as the LSB (least significant
bit) size and is equal to the reference voltage divided
by 256. This means that any offset or gain error
inherent in the A/D converter will appear to increase,
in terms of LSB size, as the reference voltage is
reduced.
The simplified diagram of input and output for the
ADS7830 is shown in Figure 13.
ANALOG INPUT
When the converter enters the hold mode, the
voltage on the selected CHx pin is captured on the
internal capacitor array. The input current on the
analog inputs depends on the conversion rate of the
device. During the sample period, the source must
charge the internal sampling capacitor (typically
25pF). After the capacitor has been fully charged,
there is no further input current. The amount of
charge transfer from the analog source to the
converter is a function of conversion rate.
The noise inherent in the converter will also appear to
increase with lower LSB size. With a 2.5V reference,
the internal noise of the converter typically contributes
only 0.02LSB peak-to-peak of potential error to the
output code. When the external reference is 50mV,
the potential error contribution from the internal noise
will be 50 times larger—1LSB. The errors due to the
internal noise are Gaussian in nature and can be
reduced by averaging consecutive conversion results.
+2.7V to +3.6V
5W
+
1mF to
10mF
2kW
2kW
REFIN
/
VDD
+
REFOUT
0.1mF
1mF to
10mF
Microcontroller
CH0
SDA
CH1
CH2
SCL
A0
ADS7830
CH3
CH4
CH5
CH6
CH7
COM
A1
GND
Figure 13. Simplified I/O of the ADS7830
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
DIGITAL INTERFACE
A device that acknowledges must pull down the SDA
line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge clock pulse. Of course,
setup and hold times must be taken into account. A
master must signal an end of data to the slave by not
generating an acknowledge bit on the last byte that
has been clocked out of the slave. In this case, the
slave must leave the data line HIGH to enable the
master to generate the STOP condition.
The ADS7830 supports the I2C serial bus and data
transmission protocol, in all three defined modes:
standard, fast, and high-speed. A device that sends
data onto the bus is defined as a transmitter, and a
device receiving data as a receiver. The device that
controls the message is called a “master.” The
devices that are controlled by the master are “slaves.”
The bus must be controlled by a master device that
generates the serial clock (SCL), controls the bus
access, and generates the START and STOP
conditions. The ADS7830 operates as a slave on the
I2C bus. Connections to the bus are made via the
open-drain I/O lines SDA and SCL.
Figure 14 details how data transfer is accomplished
on the I2C bus. Depending upon the state of the R/W
bit, two types of data transfer are possible:
1. Data transfer from a master transmitter to a
slave receiver. The first byte transmitted by the
master is the slave address. Next follows a
number of data bytes. The slave returns an
acknowledge bit after the slave address and each
received byte.
The following bus protocol has been defined (as
shown in Figure 14):
•
Data transfer may be initiated only when the bus
is not busy.
•
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as control signals.
2. Data transfer from a slave transmitter to a
master receiver. The first byte, the slave
address, is transmitted by the master. The slave
then returns an acknowledge bit. Next, a number
of data bytes are transmitted by the slave to the
master. The master returns an acknowledge bit
after all received bytes other than the last byte. At
Accordingly, the following bus conditions have been
defined:
Bus Not Busy: Both data and clock lines remain
HIGH.
the end of the last received byte,
acknowledge is returned.
a not-
Start Data Transfer: A change in the state of the
data line, from HIGH to LOW, while the clock is
HIGH, defines a START condition.
The master device generates all of the serial clock
pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or a
repeated START condition. Since a repeated START
condition is also the beginning of the next serial
transfer, the bus will not be released.
Stop Data Transfer: A change in the state of the
data line, from LOW to HIGH, while the clock line is
HIGH, defines the STOP condition.
The ADS7830 may operate in the following two
modes:
Data Valid: The state of the data line represents valid
data, when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
•
Slave Receiver Mode: Serial data and clock are
received through SDA and SCL. After each byte is
received, an acknowledge bit is transmitted.
START and STOP conditions are recognized as
the beginning and end of a serial transfer.
Address recognition is performed by hardware
after reception of the slave address and direction
bit.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number
of data bytes transferred between START and STOP
conditions is not limited and is determined by the
master device. The information is transferred byte-
wise and each receiver acknowledges with a ninth-bit.
Within the I2C bus specifications a standard mode
(100kHz clock rate), a fast mode (400kHz clock rate),
and a highspeed mode (3.4MHz clock rate) are
defined. The ADS7830 works in all three modes.
•
Slave Transmitter Mode: The first byte (the slave
address) is received and handled as in the slave
receiver mode. However, in this mode the
direction bit will indicate that the transfer direction
is reversed. Serial data is transmitted on SDA by
the ADS7830 while the serial clock is input on
SCL. START and STOP conditions are
recognized as the beginning and end of a serial
transfer.
Acknowledge: Each receiving device, when
addressed, is obliged to generate an acknowledge
after the reception of each byte. The master device
must generate an extra clock pulse that is associated
with this acknowledge bit.
12
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
SDA
MSB
Slave Address
R/W
Direction
Bit
Acknowledgement
Signal from
Receiver
Acknowledgement
Signal from
Receiver
1
2
6
7
8
9
1
2
3-8
8
9
SCL
ACK
ACK
START
Condition
STOP Condition
or Repeated
START Condition
Repeated If More Bytes Are Transferred
Figure 14. Basic Operation of the ADS7830
Command Byte
Address Byte
MSB
1
6
0
5
0
4
3
0
2
1
LSB
R/W
MSB
SD
6
5
4
3
2
1
LSB
X
1
A1
A0
C2
C1
C0
PD1
PD0
X
The address byte is the first byte received following
the START condition from the master device. The
first five bits (MSBs) of the slave address are factory
pre-set to 10010. The next two bits of the address
byte are the device select bits, A1 and A0. Input pins
(A1-A0) on the ADS7830 determine these two bits of
the device address for a particular ADS7830. A
maximum of four devices with the same pre-set code
can therefore be connected on the same bus at one
time.
The ADS7830 operating mode is determined by a
command byte which is illustrated above.
SD: Single-Ended/Differential Inputs
0: Differential Inputs
1: Single-Ended Inputs
C2 - C0: Channel Selections
PD1: Power-Down
0: Power-Down Selection
X: Unused
The A1-A0 Address Inputs can be connected to VDD
or digital ground. The device address is set by the
state of these pins upon power-up of the ADS7830.
See Table 1 for a power-down selection summary.
See Table 2 for a channel selection control summary.
The last bit of the address byte (R/W) defines the
operation to be performed. When set to a ‘1’ a read
operation is selected; when set to a ‘0’ a write
operation is selected. Following the START condition
the ADS7830 monitors the SDA bus, checking the
device type identifier being transmitted. Upon
receiving the 10010 code, the appropriate device
select bits, and the R/W bit, the slave device outputs
an acknowledge signal on the SDA line.
Table 1. Power-Down Selection
PD1
PD0
DESCRIPTION
0
0
1
1
0
1
0
1
Power Down Between A/D Converter Conversions
Internal Reference OFF and A/D Converter ON
Internal Reference ON and A/D Converter OFF
Internal Reference ON and A/D Converter ON
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
Table 2. Channel Selection Control Addressed by Command BYTE
CHANNEL SELECTION CONTROL
SD
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
C2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
C1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
C0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
CH0
+IN
—
CH1
–IN
—
CH2
—
CH3
—
CH4
—
CH5
—
CH6
—
CH7
—
COM
—
+IN
—
–IN
—
—
—
—
—
—
—
—
+IN
—
–IN
—
—
—
—
—
—
—
—
+IN
—
–IN
—
—
–IN
—
+IN
—
—
—
—
—
—
–IN
—
+IN
—
—
—
—
—
—
—
—
–IN
—
+IN
—
—
—
—
—
—
—
—
–IN
—
+IN
—
—
+IN
—
—
—
—
—
—
–IN
–IN
–IN
–IN
–IN
–IN
–IN
–IN
—
+IN
—
—
—
—
—
—
—
—
—
+IN
—
—
—
—
—
—
—
—
—
+IN
—
—
—
+IN
—
—
—
—
—
—
—
—
+IN
—
—
—
—
—
—
—
—
—
+IN
—
—
—
—
—
—
—
—
—
+IN
INITIATING CONVERSION
READING DATA
Provided the master has write-addressed it, the
ADS7830 turns on the A/D converter section and
begins conversions when it receives BIT 4 of the
command byte shown in the Command Byte. If the
command byte is correct, the ADS7830 will return an
ACK condition.
Data can be read from the ADS7830 by read-
addressing the part (LSB of address byte set to ‘1’)
and receiving the transmitted byte. Converted data
can only be read from the ADS7830 once
a
conversion has been initiated as described in the
preceding section.
Each 8-bit data word is returned in one byte, as
shown below, where D7 is the MSB of the data word,
and D0 is the LSB.
MSB
D7
6
5
4
3
2
1
LSB
D0
DATA
D6
D5
D4
D3
D2
D1
14
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
READING IN F/S MODE
At the end of reading conversion data the ADS7830
can be issued a repeated START condition by the
master to secure bus operation for subsequent
conversions of the A/D converter. This would be the
most efficient way to perform continuous conversions.
Figure 15 describes the interaction between the
master and the slave ADS7830 in Fast or Standard
(F/S) mode.
ADC Power-Down Mode
ADC Sampling Mode
S
1
0
0
1
0
A
A
W
A
SD
C
C
C
PD PD X
0
X
A
1
0
2
1
0
1
Command Byte
Write-Addressing Byte
ADC Power-Down Mode
(depending on power-down selection bits)
ADC Converting Mode
Sr
1
0
0
1
0
A
A
R
A
D
7
D
D
D
D
D
D
D
0
N
P
1
0
6
5
4
3
2
1
See Note (1)
Read-Addressing Byte
1 x (8 Bits + not-ack)
A = acknowledge (SDA LOW)
N = not acknowledge (SDA HIGH)
S = START Condition
W = '0' (WRITE)
R = '1' (READ)
From Master to Slave
From Slave to Master
P = STOP Condition
Sr = repeated START condition
(1) To secure bus operation and loop back to the stage of write-addressing for next conversion, use repeated START.
Figure 15. Typical Read Sequence in F/S Mode
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
READING IN HS MODE
See Figure 16 for a typical read sequence for HS
mode. Included in the read sequence is the shift from
F/S to HS modes. It may be desirable to remain in
HS mode after reading a conversion; to do this, issue
a repeated START instead of a STOP at the end of
the read sequence, since a STOP causes the part to
return to F/S mode.
High Speed (HS) mode is fast enough that codes can
be read out one at a time. In HS mode, there is not
enough time for a single conversion to complete
between the reception of a repeated START condition
and the read-addressing byte, so the ADS7830
stretches the clock after the read-addressing byte has
been fully received, holding it LOW until the
conversion is complete.
F/S Mode
S
0
0
0
0
1
X
X
X
N
HS Mode Master Code
HS Mode Enabled
ADC Power-Down Mode
ADC Sampling Mode
Sr
1
0
0
1
0
A
A
W
A
SD
C
C
C
PD PD X
0
X
A
1
0
2
1
0
1
Write-Addressing Byte
Command Byte
HS Mode Enabled
ADC Converting Mode
SCLH(2) is stretched LOW waiting for data conversion
Sr
1
0
0
1
0
A
A
R
A
1
0
Read-Addressing Byte
Return to F/S Mode(1)
HS Mode Enabled
ADC Power-Down Mode
(depending on power-down selection bits)
D
D
D
D
D
D
D
D
0
N
P
7
6
5
4
3
2
1
1 x (8 Bits + not-ack)
A = acknowledge (SDA LOW)
N = not acknowledge (SDA HIGH)
S = START Condition
W = '0' (WRITE)
R = '1' (READ)
From Master to Slave
From Slave to Master
P = STOP Condition
Sr = repeated START condition
(1) To remain in HS mode, use repeated START instead of STOP.
(2) SCLH is SCL in HS mode.
Figure 16. Typical Read Sequence in HS Mode
16
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
READING WITH REFERENCE ON/OFF
then the settling time must be reconsidered after
PD1 is set to logic ‘1’. In other words, whenever
the internal reference is turned on after it has
been turned off, the settling time must be long
enough to get 8-bit accuracy conversion.
The internal reference defaults to off when the
ADS7830 power is on. To turn the internal reference
on or off, see Table 1. If the reference (internal or
external) is constantly turned on and off, a proper
amount of settling time must be added before a
normal conversion cycle can be started. The exact
amount of settling time needed varies depending on
the configuration.
3. When the internal reference is off, it is not turned
on until both the first Command Byte with PD1 =
‘1’ is sent and then a STOP condition or repeated
START condition is issued. (The actual turn-on
time occurs once the STOP or repeated START
condition is issued.) Any Command Byte with
PD1 = ‘1’ issued after the internal reference is
turned on serves only to keep the internal
reference on. Otherwise, the internal reference
would be turned off by any Command Byte with
PD1 = ‘0’.
See Figure 17 for an example of the proper internal
reference turn-on sequence before issuing the typical
read sequences required for the F/S mode when an
internal reference is used.
When using an internal reference, there are three
things that must be done:
The example in Figure 17 can be generalized for a
HS mode conversion cycle by simply swapping the
timing of the conversion cycle.
1. In order to use the internal reference, the PD1 bit
of Command Byte must always be set to logic ‘1’
for each sample conversion that is issued by the
sequence, as shown in Figure 15.
If using an external reference, PD1 must be set to ‘0’,
and the external reference must be settled. The
typical sequence in Figure 15 or Figure 16 can then
be used.
2. In order to achieve 8-bit accuracy conversion
when using the internal reference, the internal
reference settling time must be considered, as
shown in the Internal VREF vs Turn-On Time
Typical Characteristic plot. If the PD1 bit has
been set to logic ‘0’ while using the ADS7830,
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: ADS7830
ADS7830
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
www.ti.com
Internal Reference
Turn-On
Settling Time
Internal Reference Turn-On Sequence
Wait until the required
settling time is reached
S
1
0
0
1
0
A
A
W
A
X
X
X
X
1
X
X
X
A
P
1
0
Write-Addressing Byte
Command Byte
Typical Read
Sequence(1)
in F/S Mode
Settled Internal Reference
ADC Power-Down Mode
ADC Sampling Mode
S
1
0
0
1
0
A
A
W
A
SD
C
C
C
1
PD
0
X
X
A
1
0
2
1
0
Write-Addressing Byte
Command Byte
Settled Internal Reference
ADC Power-Down Mode
(depending on power-down selection bits)
ADC Converting Mode
Sr
1
0
0
1
0
A
A
R
A
D
D
D
D
D
D
D
D
0
N
P
1
0
7
6
5
4
3
2
1
See Note (2)
Read-Addressing Byte
1 x (8 Bits + not-ack)
A = acknowledge (SDA LOW)
N = not acknowledge (SDA HIGH)
S = START Condition
W = '0' (WRITE)
R = '1' (READ)
From Master to Slave
From Slave to Master
P = STOP Condition
Sr = repeated START condition
(1) Typical read sequences can be reused after the internal reference is settled.
(2) To secure bus operation and loop back to the stage of write-addressing for next conversion, use repeated START.
Figure 17. Internal Reference Turn-On Sequence and Typical Read Sequence (F/S mode shown)
The ADS7830 architecture offers no inherent
LAYOUT
rejection of noise or voltage variation in regards to
using an external reference input. This is of particular
concern when the reference input is tied to the power
supply. Any noise and ripple from the supply will
appear directly in the digital results. While high-
frequency noise can be filtered out, voltage variation
due to line frequency (50Hz or 60Hz) can be difficult
to remove.
For optimum performance, care should be taken with
the physical layout of the ADS7830 circuitry. The
basic SAR architecture is sensitive to glitches or
sudden changes on the power supply, reference,
ground connections, and digital inputs that occur just
prior to latching the output of the analog comparator.
Therefore, during any single conversion for an “n-bit”
SAR converter, there are n “windows” in which large
external transient voltages can easily affect the
conversion result. Such glitches might originate from
switching power supplies, nearby digital logic, and
high-power devices.
The GND pin should be connected to a clean ground
point. In many cases, this will be the “analog” ground.
Avoid connections that are too near the grounding
point of a microcontroller or digital signal processor.
The ideal layout will include an analog ground plane
dedicated to the converter and associated analog
circuitry.
With this in mind, power to the ADS7830 should be
clean and well-bypassed. A 0.1μF ceramic bypass
capacitor should be placed as close to the device as
possible. A 1μF to 10μF capacitor may also be
needed if the impedance of the connection between
+VDD and the power supply is high.
18
Submit Documentation Feedback
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Links: ADS7830
ADS7830
www.ti.com
SBAS302C –DECEMBER 2003–REVISED OCTOBER 2012
REVISION HISTORY
Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (April 2008) to Revision C
Page
•
•
•
Extended specified temperature range from –40°C to +85°C to –40°C to +125°C throughout document .......................... 1
Changed operating temperature range maxmimum value in Absolute Maximum Ratings table ......................................... 2
Changed Voltage Reference Output, Range and Internal Reference Drift parameters in 2.7V Electrical
Characteristics table ............................................................................................................................................................. 3
•
Changed Voltage Reference Output, Range and Internal Reference Drift parameters in 5V Electrical Characteristics
table ...................................................................................................................................................................................... 5
Changes from Revision A (March 2005) to Revision B
Page
•
Changed Low Power sub-bullets in Features section to show correct values; High Speed and Fast modes were
reversed (typo). ..................................................................................................................................................................... 1
Copyright © 2003–2012, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: ADS7830
PACKAGE OPTION ADDENDUM
www.ti.com
25-Apr-2013
PACKAGING INFORMATION
Orderable Device
ADS7830IPWR
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 85
Top-Side Markings
Samples
Drawing
Qty
(1)
(2)
(3)
(4)
ACTIVE
TSSOP
TSSOP
TSSOP
TSSOP
PW
16
16
16
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
ADS
7830I
ADS7830IPWRG4
ADS7830IPWT
ACTIVE
ACTIVE
ACTIVE
PW
PW
PW
2500
250
Green (RoHS
& no Sb/Br)
-40 to 85
ADS
7830I
Green (RoHS
& no Sb/Br)
-40 to 85
ADS
7830I
ADS7830IPWTG4
250
Green (RoHS
& no Sb/Br)
-40 to 85
ADS
7830I
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
25-Apr-2013
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
17-Oct-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
ADS7830IPWR
ADS7830IPWT
TSSOP
TSSOP
PW
PW
16
16
2500
250
330.0
180.0
12.4
12.4
6.9
6.9
5.6
5.6
1.6
1.6
8.0
8.0
12.0
12.0
Q1
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
17-Oct-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
ADS7830IPWR
ADS7830IPWT
TSSOP
TSSOP
PW
PW
16
16
2500
250
367.0
210.0
367.0
185.0
35.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明