CD74HC4067 [TI]
High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer; 高速CMOS逻辑16通道模拟多路复用器/多路解复用器
| 型号： | CD74HC4067 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer |
| 文件： | 总9页 (文件大小：48K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CD74HC4067,
CD74HCT4067
Data sheet acquired from Harris Semiconductor
SCHS209
High-Speed CMOS Logic
16-Channel Analog Multiplexer/Demultiplexer
February 1998
at V
= 5V
Features
CC
• HCT Types
• Wide Analog Input Voltage Range
• Low “ON” Resistance
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
[ /Title
(CD74
HC406
7,
CD74
HCT40
67)
/Sub-
ject
(High-
Speed
CMOS
- V
- V
= 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . 70Ω(Typ)
= 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60Ω(Typ)
CC
CC
V = 0.8V (Max), V = 2V (Min)
IL IH
- CMOS Input Compatibility, I ≤ 1µA at V , V
OL OH
l
• Fast Switching and Propagation Speeds
Description
• “Break-Before-Make” Switching. . . . .6ns (Typ) at 4.5V
The Harris CD74HC4067 and CD74HCT4067 are digitally
controlled analog switches which utilize silicon-gate CMOS
technology to achieve operating speeds similar to LSTTL
with the low power consumption of standard CMOS
integrated circuits.
• Available in Both Narrow and Wide-Body Plastic
Packages
• Fanout (Over Temperature Range)
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
These analog multiplexers/demultiplexers control analog
voltages that may vary across the voltage supply range.
They are bidirectional switches thus allowing any analog
input to be used as an output and visa-versa. The switches
have low “on” resistance and low “off” leakages. In addition,
these devices have an enable control which when high will
disable all switches to their “off” state.
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
Ordering Information
- 2V to 6V Operation
- High Noise Immunity: N = 30%, N = 30% of V
IL IH CC
TEMP. RANGE
PKG.
NO.
o
PART NUMBER
( C)
PACKAGE
Pinout
CD74HC4067, CD74HCT4067
(PDIP, SOIC)
TOP VIEW
COMMON
1
2
24
V
CC
INPUT/OUTPUT
I
23 I
22 I
21 I
20 I
19 I
18 I
17 I
16 I
7
6
5
4
3
2
1
0
0
1
8
I
3
9
I
4
10
11
12
13
14
15
I
5
I
6
I
7
I
8
I
9
S
S
10
11
15 E
14 S
13 S
2
3
GND 12
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
File Number 1783.1
Copyright © Harris Corporation 1998
1
CD74HC4067, CD74HCT4067
Functional Diagram
I
0
9
10
S
S
S
S
0
1
2
3
11
14
13
P
N
BINARY
1 OF 16
DECODER
= 5 STAGES
14 - OUTPUT CIRCUITS
SAME AS ABOVE
(WITH ANALOG INPUTS)
COMMON
INPUT/
OUTPUT
1
S
N
I
TO I
1
14
E = 4 STAGES
P
N
16
15
I
15
E
TRUTH TABLE
SELECTED
CHANNEL
S0
S1
X
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
S2
S3
X
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
E
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
X
X
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
None
0
0
1
1
0
2
1
3
0
4
1
5
0
6
1
7
0
8
1
9
0
10
11
12
13
14
15
1
0
1
0
1
NOTE:
H = High Level
L
X
= Low Level
= Don’t Care
2
CD74HC4067, CD74HCT4067
Absolute Maximum Ratings
Thermal Information
o
DC Supply Voltage, V
Thermal Resistance (Typical, Note 3)
θ
( C/W)
CC
(Voltages Referenced to Ground) . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, I
JA
PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
60
75
IK
o
For V < -0.5V or V > V
+ 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA
I
I
CC
Maximum Junction Temperature (Hermetic Package or Die) . . . 175 C
Maximum Junction Temperature (Plastic Package) . . . . . . . . 150 C
Maximum Storage Temperature Range . . . . . . . . . .-65 C to 150 C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300 C
o
DC Drain Current, I
O
o
o
For -0.5V < V < V
+ 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±25mA
O
CC
o
DC Output Diode Current, I
OK
For V < -0.5V or V > V
+ 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
O
O
CC
(SOIC - Lead Tips Only)
DC Output Source or Sink Current per Output Pin, I
O
For V > -0.5V or V < V
+ 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
O
O
CC
DC V
or Ground Current, I
. . . . . . . . . . . . . . . . . . . . . . . . .±50mA
CC
CC
Operating Conditions
o
o
Temperature Range, T . . . . . . . . . . . . . . . . . . . . . . -55 C to 125 C
A
Supply Voltage Range, V
CC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, V , V . . . . . . . . . . . . . . . . . 0V to V
I
O
CC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
3. θ is measured with the component mounted on an evaluation PC board in free air.
JA
DC Electrical Specifications
TEST
CONDITIONS
o
o
o
o
o
25 C
-40 C TO 85 C
-55 C TO 125 C
PARAMETER
HC TYPES
SYMBOL V (V)
V
(V)
V
(V) MIN TYP MAX
MIN
MAX
MIN
MAX
UNITS
I
IS
CC
High Level Input
Voltage
V
-
-
-
2
1.5
-
-
-
-
1.5
-
-
1.5
-
-
V
V
V
V
V
V
Ω
Ω
Ω
Ω
Ω
Ω
IH
4.5
3.15
3.15
3.15
6
2
4.2
-
-
4.2
-
4.2
-
Low Level Input
Voltage
V
-
-
-
-
-
-
-
-
-
-
-
0.5
1.35
1.8
160
140
180
160
-
-
-
-
-
-
-
-
-
-
0.5
1.35
1.8
200
175
225
200
-
-
-
-
-
-
-
-
-
-
0.5
1.35
1.8
240
210
270
240
-
IL
4.5
6
-
-
Maximum “ON”
Resistance
R
V
or
V
or
4.5
6
70
60
90
80
10
8.5
ON
CC
GND
CC
GND
I
= 1mA
O
V
to
V
to
4.5
6
CC
GND
CC
GND
Maximum “ON”
Resistance Between
Any Two Switches
∆R
ON
-
4.5
6
-
-
-
-
Switch “Off” Leakage
Current
I
E = V
V
GND
or
6
-
-
±0.8
-
±8
-
±8
µA
IZ
CC
CC
16 Channels
Logic Input Leakage
Current
I
V
GND
or
-
-
6
6
-
-
-
-
±0.1
-
-
±1
-
-
±1
µA
µA
I
CC
Quiescent Device
Current
I
V
or
8
80
160
CC
CC
GND
I
= 0mA
O
3
CD74HC4067, CD74HCT4067
DC Electrical Specifications (Continued)
TEST
CONDITIONS
o
o
o
o
o
25 C
-40 C TO 85 C
-55 C TO 125 C
PARAMETER
HCT TYPES
SYMBOL V (V)
V
(V)
V (V) MIN TYP MAX
CC
MIN
MAX
MIN
MAX
UNITS
I
IS
High Level Input
Voltage
V
-
-
-
4.5
2
-
-
-
2
-
-
2
-
-
V
V
IH
Low Level Input
Voltage
V
-
4.5
4.5
4.5
4.5
-
0.8
160
180
-
0.8
200
225
-
0.8
240
270
-
IL
Maximum “ON”
Resistance
R
V
or
V
or
-
70
90
10
-
-
Ω
Ω
Ω
ON
CC
GND
CC
GND
I
= 1mA
O
V
to
V
to
-
-
-
CC
GND
CC
GND
Maximum “ON”
∆R
ON
-
-
-
-
-
Resistance Between
Any Two Switches
Switch “Off” Leakage
Current
16 Channels
I
E = V
V
GND
or
6
6
-
-
-
-
±0.8
±0.1
-
-
±8
±1
-
-
±8
±1
µA
µA
IZ
CC
CC
Logic Input Leakage
Current
I
V
or
-
I
CC
GND
(Note 5)
Quiescent Device
Current
I
V
or
-
-
6
-
-
-
-
8
-
-
80
-
-
160
490
µA
µA
CC
CC
GND
Additional Quiescent
Device Current Per
Input Pin: 1 Unit Load
∆I
V
100
360
450
CC
CC
-2.1
(Note 4)
NOTES:
4. For dual-supply systems theoretical worst case (V = 2.4V, V
= 5.5V) specification is 1.8mA.
CC
I
5. Any voltage between V
and GND.
CC
HCT Input Loading Table
INPUT
UNIT LOADS
S - S
0
0.5
0.3
3
E
NOTE: Unit Load is ∆I
CC
tions table, e.g., 360µA max at 25 C.
limit specified in DC Electrical Specifica-
o
Switching Specifications Input t , t = 6ns
r
f
o
o
o
o
o
25 C
-40 C TO 85 C -55 C TO 125 C
TEST
V
CC
PARAMETER
HC TYPES
SYMBOL CONDITIONS (V)
MIN TYP MAX
MIN
MAX
MIN
MAX
UNITS
Propagation Delay Time
Switch In to Out
t
, t
C = 50pF
2
4.5
6
-
-
-
-
-
-
-
-
-
-
75
15
13
-
-
-
-
-
-
-
-
-
95
19
16
-
-
-
-
-
-
-
-
-
110
22
19
-
ns
ns
ns
ns
ns
ns
ns
ns
PLH PHL
L
-
C = 15pF
5
6
-
L
Switch Turn On
E to Out
t
, t
C = 50pF
2
275
55
47
-
345
69
59
-
415
83
71
-
PZH PZL
L
4.5
6
-
-
C = 15pF
5
23
L
4
CD74HC4067, CD74HCT4067
Switching Specifications Input t , t = 6ns (Continued)
r
f
o
o
o
o
o
25 C
-40 C TO 85 C -55 C TO 125 C
TEST
V
CC
PARAMETER
Switch Turn On
SYMBOL CONDITIONS (V)
MIN TYP MAX
MIN
MAX
375
75
64
-
MIN
MAX
450
90
76
-
UNITS
ns
t
t
t
, t
C = 50pF
2
4.5
6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
300
60
51
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
PZH PZL
L
Sn to Out
ns
-
ns
C = 15pF
5
25
-
ns
L
Switch Turn Off
E to Out
, t
PHZ PLZ
C = 50pF
2
275
55
47
-
345
69
59
-
415
83
71
-
ns
L
4.5
6
-
ns
-
ns
C = 15pF
5
23
-
ns
L
Switch Turn Off
Sn to Out
, t
PHZ PLZ
C = 50pF
2
290
58
49
-
365
73
62
-
435
87
74
-
ns
L
4.5
6
-
ns
-
ns
C = 50pF
L
5
21
-
ns
Input (Control) Capacitance
C
-
-
-
10
-
10
-
10
-
pF
pF
I
Power Dissipation Capacitance
(Notes 6, 7)
C
5
93
PD
HCT TYPES
Propagation Delay Time
Switch In to Out
t
, t
C = 50pF
4.5
5
-
-
-
-
-
-
-
-
-
-
-
-
-
6
15
-
-
-
-
-
-
-
-
-
-
-
-
-
19
-
-
-
-
-
-
-
-
-
-
-
-
-
22
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
pF
PLH PHL
L
C = 15pF
L
Switch Turn On
E to Out
t
t
t
t
, t
C = 50pF
4.5
5
-
60
-
75
-
90
-
PZH PZL
L
C = 15pF
25
-
L
Switch Turn On
Sn to Out
, t
PZH PZL
C = 50pF
4.5
5
60
-
75
-
90
-
L
C = 15pF
25
-
L
Switch Turn Off
E to Out
, t
PHZ PLZ
C = 50pF
4.5
5
55
-
69
-
83
-
L
C = 15pF
23
-
L
Switch Turn Off
Sn to Out
, t
PHZ PLZ
C = 50pF
4.5
5
58
-
73
-
87
-
L
C = 15pF
L
21
-
Input (Control) Capacitance
C
-
-
-
10
-
10
-
10
-
I
Power Dissipation Capacitance
(Notes 6, 7)
C
5
96
PD
NOTES:
6. C
PD
is used to determine the dynamic power consumption, per package.
2
2
7. P = C
V
f + Σ (C + C ) V
f where f = input frequency, f = output frequency, C = output load capacitance, C = switch
o i o L S
D
PD CC
i
L
S
CC
capacitance, V
= supply voltage.
CC
5
CD74HC4067, CD74HCT4067
6
CD74HC4067, CD74HCT4067
o
Analog Channel Specifications T = 25 C
A
PARAMETER
TEST CONDITIONS
Figure 4, Notes 8, 9
Figure 5
V
(V)
HC/HCT
89
UNITS
MHz
%
CC
Switch Frequency Response Bandwidth at -3dB (Figure 2)
Sine Wave Distortion
4.5
4.5
4.5
0.051
TBE
Feedthrough Noise
E to Switch
Figure 6, Notes 9, 10
mV
Feedthrough Noise
S to Switch
TBE
mV
Switch “OFF” Signal Feedthrough (Figure 3)
Figure 7
4.5
-75
5
dB
pF
pF
Switch Input Capacitance, C
-
-
S
Common Capacitance, C
NOTES:
50
COM
8. Adjust input level for 0dBm at output, f = 1MHz.
9. V is centered at V /2.
IS CC
10. Adjust input for 0dBm at V
.
IS
Typical Performance Curves
0
-1
-2
-3
-4
-5
-6
-7
-8
140
o
= 25 C, GND = 0V
T
A
120
100
80
60
40
20
0
V
= 4.5V
CC
V
= 4.5V
CC
= 50Ω
R
-9
L
o
T
= 25 C
A
-10
10
4
5
6
7
8
0
1
2
3
4
5
6
7
8
9
10
10
10
FREQUENCY, f (Hz)
10
10
INPUT SIGNAL VOLTAGE, V (V)
IS
FIGURE 1. TYPICAL “ON” RESISTANCE vs INPUT SIGNAL
VOLTAGE
FIGURE 2. TYPICAL SWITCH FREQUENCY RESPONSE
0
V
= 4.5V
CC
= 50Ω
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
R
L
o
T
= 25 C
A
4
5
6
7
8
10
10
10
FREQUENCY, f (Hz)
10
10
FIGURE 3. TYPICAL SWITCH-OFF SIGNAL FEEDTHROUGH vs FREQUENCY
7
Analog Test Circuits
V
V
CC
CC
SINE
10µF
0.1µF
V
OS
WAVE
V
OS
SWITCH
ON
SWITCH
ON
V
V
IS
IS
10kΩ
50pF
50Ω
10pF
DISTORTION
METER
dB
METER
V
/2
V
/2
CC
CC
f
= 1kHz TO 10kHz
IS
FIGURE 4. FREQUENCY RESPONSE TEST CIRCUIT
FIGURE 5. SINE WAVE DISTORTION TEST CIRCUIT
f
≥ 1MHz SINEWAVE
IS
V
CC
V
CC
R = 50Ω
C = 10pF
V
= V
C
IL
SWITCH
600Ω
0.1µF
V
OS
ALTERNATING
ON AND OFF
SWITCH
OFF
V
IS
V
OS
t , t ≤ 6ns
600Ω
r
f
R
R
C
10pF
f
= 1MHz
CONT
50% DUTY
dB
METER
CYCLE
SCOPE
V
/2
V
/2
CC
V
/2
CC
CC
FIGURE 6. CONTROL-TO-SWITCH FEEDTHROUGH NOISE
TEST CIRCUIT
FIGURE 7. SWITCH OFF SIGNAL FEEDTHROUGH TEST
CIRCUIT
Test Circuits and Waveforms
t = 6ns
t = 6ns
t = 6ns
t = 6ns
r
f
r
f
V
3V
CC
90%
50%
10%
2.7V
1.3V
0.3V
INPUT
INPUT
GND
GND
t
t
t
t
THL
TLH
THL
TLH
90%
1.3V
90%
50%
10%
INVERTING
OUTPUT
INVERTING
OUTPUT
10%
t
t
PLH
PHL
t
t
PLH
PHL
FIGURE 8. HC TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC
FIGURE 9. HCT TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC
8
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1999, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明