DAC102S085CIMMX/NOPB [TI]
具有轨到轨输出的 10 位微功耗双路数模转换器 | DGS | 10 | -40 to 105;
| 型号： | DAC102S085CIMMX/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有轨到轨输出的 10 位微功耗双路数模转换器 | DGS | 10 | -40 to 105 转换器 数模转换器 |
| 文件： | 总28页 (文件大小：1135K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
DAC102S085 10-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail
Output
Check for Samples: DAC102S085
1
FEATURES
DESCRIPTION
The DAC102S085 is a full-featured, general purpose
DUAL 10-bit voltage-output digital-to-analog converter
(DAC) that can operate from a single +2.7V to 5.5V
supply and consumes 0.6 mW at 3V and 1.6 mW at
5V. The DAC102S085 is packaged in 10-lead SON
and VSSOP packages. The 10-lead SON package
makes the DAC102S085 the smallest DUAL DAC in
its class. The on-chip output amplifier allows rail-to-
rail output swing and the three wire serial interface
operates at clock rates up to 40 MHz over the entire
supply voltage range. Competitive devices are limited
to 25 MHz clock rates at supply voltages in the 2.7V
to 3.6V range. The serial interface is compatible with
standard SPI™, QSPI, MICROWIRE and DSP
interfaces.
23
•
Ensured Monotonicity
•
•
•
•
•
•
•
Low Power Operation
Rail-to-Rail Voltage Output
Power-on Reset to 0V
Simultaneous Output Updating
Wide power supply range (+2.7V to +5.5V)
Industry's Smallest Package
Power Down Modes
APPLICATIONS
•
•
•
•
Battery-Powered Instruments
Digital Gain and Offset Adjustment
Programmable Voltage & Current Sources
Programmable Attenuators
The reference for the DAC102S085 serves both
channels and can vary in voltage between 1V and VA,
providing the widest possible output dynamic range.
The DAC102S085 has a 16-bit input shift register that
controls the outputs to be updated, the mode of
operation, the powerdown condition, and the binary
input data. Both outputs can be updated
simultaneously or individually depending on the
setting of the two mode of operation bits.
KEY SPECIFICATIONS
•
•
•
•
•
•
•
Resolution: 10 Bits
INL: ±2 LSB (Max)
DNL: =0.35 / -0.25 LSB (Max)
Settling time: 6 µs (Max)
Zero Code Error: +15mV (Max)
Full-Scale Error: -0.75% FS (Max)
Supply Power
A power-on reset circuit ensures that the DAC output
powers up to zero volts and remains there until there
is a valid write to the device. A power-down feature
reduces power consumption to less than a microWatt
with three different termination options.
–
–
Normal: 0.6 mW (3V) / 1.6 mW (5V) (Typ)
The low power consumption and small packages of
the DAC102S085 make it an excellent choice for use
in battery operated equipment.
Power Down: 0.3 µW (3V) / 0.8 µW (5V)
(Typ)
The DAC102S085 is one of a family of pin compatible
DACs, including the 8-bit DAC084S085 and the 12-bit
DAC122S085. The DAC102S085 operates over the
extended industrial temperature range of −40°C to
+105°C.
Pin Configuration
V
1
2
3
4
5
10
9
SCLK
SYNC
A
V
1
2
3
4
5
10 SCLK
A
V
V
V
OUTA
9
8
7
6
SYNC
OUTA
8
D
IN
VSSOP
V
D
IN
OUTB
NC
SON
OUTB
NC
7
V
V
REFIN
GND
REFIN
NC
6
NC
GND
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SPI is a trademark of Motorola, Inc..
2
3
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2013, Texas Instruments Incorporated
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Block Diagram
V
REFIN
DAC102S085
REF
10 BIT DAC
POWER-ON
RESET
BUFFER
V
OUTA
10
2.5k
2.5k
100k
100k
REF
10 BIT DAC
DAC
REGISTER
BUFFER
V
OUTB
10
10
POWER-DOWN
CONTROL
LOGIC
INPUT
CONTROL
LOGIC
SCLK
SYNC
D
IN
PIN DESCRIPTIONS
SON
VSSOP
Pin No.
Symbol
Type
Description
1
2
3
4
5
6
VA
VOUTA
VOUTB
NC
Supply
Power supply input. Must be decoupled to GND.
Channel A Analog Output Voltage.
Channel B Analog Output Voltage.
Not Connected
Analog Output
Analog Output
NC
Not Connected
GND
Ground
Ground reference for all on-chip circuitry.
Unbuffered reference voltage shared by all channels. Must be decoupled
to GND.
7
8
VREFIN
DIN
Analog Input
Serial Data Input. Data is clocked into the 16-bit shift register on the
falling edges of SCLK after the fall of SYNC.
Digital Input
Frame synchronization input for the data input. When this pin goes low, it
enables the input shift register and data is transferred on the falling edges
of SCLK. The DAC is updated on the 16th clock cycle unless SYNC is
brought high before the 16th clock, in which case the rising edge of
SYNC acts as an interrupt and the write sequence is ignored by the DAC.
9
SYNC
SCLK
Digital Input
Serial Clock Input. Data is clocked into the input shift register on the
falling edges of this pin.
10
11
Digital Input
Ground
Exposed die attach pad can be connected to ground or left floating.
Soldering the pad to the PCB offers optimal thermal performance and
enhances package self-alignment during reflow.
PAD
(SON only)
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
Absolute Maximum Ratings(1)(2)(3)
Supply Voltage, VA
6.5V
−0.3V to 6.5V
10 mA
Voltage on any Input Pin
Input Current at Any Pin(4)
Package Input Current(4)
20 mA
Power Consumption at TA = 25°C
See(5)
Human Body Model
Machine Model
2500V
ESD Susceptibility(6)
250V
Junction Temperature
Storage Temperature
+150°C
−65°C to +150°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the
Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating
Ratings is not recommended.
(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(4) When the input voltage at any pin exceeds 5.5V or is less than GND, the current at that pin should be limited to 10 mA. The 20 mA
maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10
mA to two.
(5) The absolute maximum junction temperature (TJmax) for this device is 150°C. The maximum allowable power dissipation is dictated by
TJmax, the junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula
PDMAX = (TJmax − TA) / θJA. The values for maximum power dissipation will be reached only when the device is operated in a severe
fault condition (e.g., when input or output pins are driven beyond the operating ratings, or the power supply polarity is reversed).
(6) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO
Ohms.
Operating Ratings(1)(2)
Operating Temperature Range
−40°C ≤ TA ≤ +105°C
+2.7V to 5.5V
+1.0V to VA
Supply Voltage, VA
Reference Voltage, VREFIN
Digital Input Voltage(3)
Output Load
0.0V to 5.5V
0 to 1500 pF
SCLK Frequency
Up to 40 MHz
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the
Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating
Ratings is not recommended.
(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.
(3) The inputs are protected as shown below. Input voltage magnitudes up to 5.5V, regardless of VA, will not cause errors in the conversion
result. For example, if VA is 3V, the digital input pins can be driven with a 5V logic device.
I/O
TO INTERNAL
CIRCUITRY
GND
Package Thermal Resistances(1)(2)
Package
θJA
10-Lead VSSOP
10-Lead SON
240°C/W
250°C/W
(1) Soldering process must comply with Texas Instruments' Reflow Temperature Profile specifications. Refer to www.ti.com/packaging.
(2) Reflow temperature profiles are different for lead-free packages.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Electrical Characteristics(1)
The following specifications apply for VA = +2.7V to +5.5V, VREFIN = VA, CL = 200 pF to GND, fSCLK = 30 MHz, input code
range 12 to 1011. Boldface limits apply for TMIN ≤ TA ≤ TMAX and all other limits are at TA = 25°C, unless otherwise
specified.
Units
(Limits)
Symbol
Parameter
Conditions
Typical(2)
Limits(2)
STATIC PERFORMANCE
Resolution
10
10
Bits (min)
Bits (min)
LSB (max)
LSB (max)
LSB (min)
mV (max)
%FSR (max)
%FSR
Monotonicity
INL
Integral Non-Linearity
±0.7
+0.08
−0.03
+5
±2
+0.35
−0.25
+15
DNL
Differential Non-Linearity
VA = 2.7V to 5.5V
ZE
FSE
GE
Zero Code Error
Full-Scale Error
Gain Error
IOUT = 0
IOUT = 0
−0.1
−0.2
−20
−0.75
−1.0
All ones Loaded to DAC register
ZCED
Zero Code Error Drift
µV/°C
VA = 3V
VA = 5V
−0.7
−1.0
ppm/°C
TC GE
Gain Error Tempco
ppm/°C
OUTPUT CHARACTERISTICS
0
V (min)
V (max)
Output Voltage Range
See(3)
VREFIN
High-Impedance Output Leakage
IOZ
±1
µA (max)
Current(3)
VA = 3V, IOUT = 200 µA
VA = 3V, IOUT = 1 mA
1.3
6.0
mV
mV
mV
mV
V
ZCO
Zero Code Output
VA = 5V, IOUT = 200 µA
VA = 5V, IOUT = 1 mA
7.0
10.0
2.984
2.934
4.989
4.958
-56
VA = 3V, IOUT = 200 µA
VA = 3V, IOUT = 1 mA
V
FSO
IOS
Full Scale Output
VA = 5V, IOUT = 200 µA
VA = 5V, IOUT = 1 mA
V
V
VA = 3V, VOUT = 0V, Input Code = 3FFh
VA = 5V, VOUT = 0V, Input Code = 3FFh
VA = 3V, VOUT = 3V, Input Code = 000h
VA = 5V, VOUT = 5V, Input Code = 000h
Available on each DAC output
RL = ∞
mA
mA
mA
mA
mA (max)
pF
Output Short Circuit Current
(source)
-69
52
IOS
IO
Output Short Circuit Current (sink)
Continuous Output Current(3)
Maximum Load Capacitance
DC Output Impedance
75
11
1500
1500
7.5
CL
RL = 2kΩ
pF
ZOUT
Ω
REFERENCE INPUT CHARACTERISTICS
Input Range Minimum
0.2
60
1.0
VA
V (min)
V (max)
kΩ
VREFIN
Input Range Maximum
Input Impedance
(1) To ensure accuracy, it is required that VA and VREFIN be well bypassed.
(2) Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(3) This parameter is specified by design and/or characterization and is not tested in production.
4
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
Electrical Characteristics(1) (continued)
The following specifications apply for VA = +2.7V to +5.5V, VREFIN = VA, CL = 200 pF to GND, fSCLK = 30 MHz, input code
range 12 to 1011. Boldface limits apply for TMIN ≤ TA ≤ TMAX and all other limits are at TA = 25°C, unless otherwise
specified.
Units
(Limits)
Symbol
Parameter
Conditions
Typical(2)
Limits(2)
LOGIC INPUT CHARACTERISTICS
IIN
Input Current(4)
±1
0.6
0.8
2.1
2.4
3
µA (max)
V (max)
V (max)
V (min)
VA = 3V
VA = 5V
VA = 3V
VA = 5V
0.9
1.5
1.4
2.1
VIL
Input Low Voltage(4)
VIH
CIN
Input High Voltage(4)
Input Capacitance(4)
V (min)
pF (max)
POWER REQUIREMENTS
Supply Voltage Minimum
2.7
5.5
V (min)
V (max)
µA (max)
µA (max)
µA
VA
Supply Voltage Maximum
VA = 2.7V to 3.6V
210
320
190
290
0.10
270
410
fSCLK = 30 MHz
fSCLK = 0
VA = 4.5V to 5.5V
VA = 2.7V to 3.6V
VA = 4.5V to 5.5V
VA = 2.7V to 3.6V
Normal Supply Current (output
unloaded)
IN
µA
Power Down Supply Current (output
unloaded, SYNC = DIN = 0V after
PD mode loaded)
1.0
1.0
µA (max)
IPD
All PD Modes(4)
VA = 4.5V to 5.5V
0.15
µA (max)
VA = 2.7V to 3.6V
VA = 4.5V to 5.5V
VA = 2.7V to 3.6V
VA = 4.5V to 5.5V
VA = 2.7V to 3.6V
0.6
1.6
0.6
1.5
0.3
1.0
2.3
mW (max)
mW (max)
mW
fSCLK = 30 MHz
fSCLK = 0
Normal Supply Power (output
unloaded)
PN
mW
Power Down Supply Current (output
unloaded, SYNC = DIN = 0V after
PD mode loaded)
3.6
5.5
µW (max)
PPD
All PD Modes(4)
VA = 4.5V to 5.5V
0.8
µW (max)
(4) This parameter is specified by design and/or characterization and is not tested in production.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
A.C. and Timing Characteristics
Values shown in this table are design targets and are subject to change before product release.
The following specifications apply for VA = +2.7V to +5.5V, VREFIN = VA, CL = 200 pF to GND, fSCLK = 30 MHz, input code
range 12 to 1011. Boldface limits apply for TMIN ≤ TA ≤ TMAX and all other limits are at TA = 25°C, unless otherwise
specified.
Units
(Limits)
Symbol
fSCLK
ts
Parameter
SCLK Frequency
Conductions
Typical(1)
Limits(1)
40
30
6
MHz (max)
100h to 300h code change
RL = 2 kΩ, CL = 200 pF
Output Voltage Settling Time(2)
4.5
µs (max)
SR
Output Slew Rate
Glitch Impulse
1
12
0.5
1
V/µs
nV-sec
nV-sec
nV-sec
nV-sec
kHz
Code change from 200h to 1FFh
Digital Feedthrough
Digital Crosstalk
DAC-to-DAC Crosstalk
Multiplying Bandwidth
3
VREFIN = 2.5V ± 0.1Vpp
160
VREFIN = 2.5V ± 1.0Vpp
input frequency = 10kHz
Total Harmonic Distortion
Wake-Up Time
70
dB
VA = 3V
VA = 5V
6
39
25
7
µsec
tWU
µsec
1/fSCLK
tCH
SCLK Cycle Time
SCLK High time
SCLK Low Time
33
10
10
ns (min)
ns (min)
ns (min)
tCL
7
SYNC Set-up Time prior to SCLK
Falling Edge
tSS
tDS
tDH
4
10
3.5
3.5
ns (min)
ns (min)
ns (min)
Data Set-Up Time prior to SCLK Falling
Edge
1.5
1.5
Data Hold Time after SCLK Falling
Edge
tCFSR
tSYNC
SCLK fall prior to rise of SYNC
SYNC High Time
0
6
3
ns (min)
ns (min)
10
(1) Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(2) This parameter is specified by design and/or characterization and is not tested in production.
6
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
Specification Definitions
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB, which is VREF / 1024 = VA / 1024.
DAC-to-DAC CROSSTALK is the glitch impulse transferred to a DAC output in response to a full-scale change
in the output of another DAC.
DIGITAL CROSSTALK is the glitch impulse transferred to a DAC output at mid-scale in response to a full-scale
change in the input register of another DAC.
DIGITAL FEEDTHROUGH is a measure of the energy injected into the analog output of the DAC from the digital
inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.
FULL-SCALE ERROR is the difference between the actual output voltage with a full scale code (3FFh) loaded
into the DAC and the value of VA x 1023 / 1024.
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and
Full-Scale Errors as GE = FSE - ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.
GLITCH IMPULSE is the energy injected into the analog output when the input code to the DAC register
changes. It is specified as the area of the glitch in nanovolt-seconds.
INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line
through the input to output transfer function. The deviation of any given code from this straight line is measured
from the center of that code value. The end point method is used. INL for this product is specified over a limited
range, per the Electrical Tables.
LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is
LSB = VREF / 2n
(1)
where VREF is the supply voltage for this product, and "n" is the DAC resolution in bits, which is 10 for the
DAC102S085.
MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output
stability maintained.
MONOTONICITY is the condition of being monotonic, where the DAC has an output that never decreases when
the input code increases.
MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is
1/2 of VA.
MULTIPLYING BANDWIDTH is the frequency at which the output amplitude falls 3dB below the input sine wave
on VREFIN with a full-scale code loaded into the DAC.
POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from
the power supply. The difference between the supply and output currents is the power consumed by the device
without a load.
SETTLING TIME is the time for the output to settle to within 1/2 LSB of the final value after the input code is
updated.
TOTAL HARMONIC DISTORTION (THD) is the measure of the harmonics present at the output of the DACs
with an ideal sine wave applied to VREFIN. THD is measured in dB.
WAKE-UP TIME is the time for the output to exit power-down mode. This is the time from the falling edge of the
16th SCLK pulse to when the output voltage deviates from the power-down voltage of 0V.
ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been
entered.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Transfer Characteristic
FSE
1023 x V
REFIN
1024
GE = FSE - ZE
FSE = GE + ZE
OUTPUT
VOLTAGE
ZE
0
0
1024
DIGITAL INPUT CODE
Figure 1. Input / Output Transfer Characteristic
Timing Diagrams
1 / f
SCLK
14
SCLK
1
2
13
15
16
t
t
CL
t
CH
SS
t
SYNC
t
CFSR
SYNC
t
DH
D
IN
DB15
DB0
t
DS
Figure 2. Serial Timing Diagram
8
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
Typical Performance Characteristics
VREF = VA, fSCLK = 30 MHz, TA = 25C, Input Code Range 12 to 1011, unless otherwise stated
INL at VA = 3.0V
INL at VA = 5.0V
Figure 3.
Figure 4.
DNL at VA = 3.0V
DNL at VA = 5.0V
Figure 5.
Figure 6.
INL/DNL vs VREFIN at VA = 3.0V
INL/DNL vs VREFIN at VA = 5.0V
Figure 7.
Figure 8.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
VREF = VA, fSCLK = 30 MHz, TA = 25C, Input Code Range 12 to 1011, unless otherwise stated
INL/DNL vs fSCLK at VA = 2.7V
INL/DNL vs VA
Figure 9.
Figure 10.
INL/DNL vs Clock Duty Cycle at VA = 3.0V
INL/DNL vs Clock Duty Cycle at VA = 5.0V
Figure 11.
Figure 12.
INL/DNL vs Temperature at VA = 3.0V
INL/DNL vs Temperature at VA = 5.0V
Figure 13.
Figure 14.
10
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
Typical Performance Characteristics (continued)
VREF = VA, fSCLK = 30 MHz, TA = 25C, Input Code Range 12 to 1011, unless otherwise stated
Zero Code Error vs. VA
Zero Code Error vs. VREFIN
Figure 15.
Figure 16.
Zero Code Error vs. fSCLK
Zero Code Error vs. Clock Duty Cycle
Figure 17.
Figure 18.
Zero Code Error vs. Temperature
Full-Scale Error vs. VA
Figure 19.
Figure 20.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
VREF = VA, fSCLK = 30 MHz, TA = 25C, Input Code Range 12 to 1011, unless otherwise stated
Full-Scale Error vs. VREFIN
Full-Scale Error vs. fSCLK
Figure 21.
Figure 22.
Full-Scale Error vs. Clock Duty Cycle
Full-Scale Error vs. Temperature
Figure 23.
Figure 24.
Supply Current vs. VA
Supply Current vs. Temperature
Figure 25.
Figure 26.
12
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
Typical Performance Characteristics (continued)
VREF = VA, fSCLK = 30 MHz, TA = 25C, Input Code Range 12 to 1011, unless otherwise stated
5V Glitch Response
Power-On Reset
Figure 27.
Figure 28.
3V Wake-Up Time
5V Wake-Up Time
Figure 29.
Figure 30.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Functional Description
DAC SECTION
The DAC102S085 is fabricated on a CMOS process with an architecture that consists of switches and resistor
strings that are followed by an output buffer. The reference voltage is externally applied at VREFIN and is shared
by both DACs.
For simplicity, a single resistor string is shown in Figure 31. This string consists of 1024 equal valued resistors
with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register
determines which switch is closed, connecting the proper node to the amplifier. The input coding is straight
binary with an ideal output voltage of:
VOUTA,B = VREFIN x (D / 1024)
where
•
D is the decimal equivalent of the binary code that is loaded into the DAC register. (D can take on any value
between 0 and 1023. This configuration ensures that the DAC is monotonic.)
(2)
V
A
R
R
R
To Output Amplifier
R
R
Figure 31. DAC Resistor String
OUTPUT AMPLIFIERS
The output amplifiers are rail-to-rail, providing an output voltage range of 0V to VA when the reference is VA. All
amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and VA,
in this case). For this reason, linearity is specified over less than the full output range of the DAC. However, if the
reference is less than VA, there is only a loss in linearity in the lowest codes. The output capabilities of the
amplifier are described in the Electrical Tables.
The output amplifiers are capable of driving a load of 2 kΩ in parallel with 1500 pF to ground or to VA. The zero-
code and full-scale outputs for given load currents are available in the Electrical Characteristics.
REFERENCE VOLTAGE
The DAC102S085 uses a single external reference that is shared by both channels. The reference pin, VREFIN, is
not buffered and has an input impedance of 60 kΩ. It is recommended that VREFIN be driven by a voltage source
with low output impedance. The reference voltage range is 1.0V to VA, providing the widest possible output
dynamic range.
14
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
SERIAL INTERFACE
The three-wire interface is compatible with SPI™, QSPI and MICROWIRE, as well as most DSPs and operates
at clock rates up to 40 MHz. See the Timing Diagrams for information on a write sequence.
A write sequence begins by bringing the SYNC line low. Once SYNC is low, the data on the DIN line is clocked
into the 16-bit serial input register on the falling edges of SCLK. To avoid misclocking data into the shift register,
it is critical that SYNC not be brought low simultaneously with a falling edge of SCLK (see Figure 2). On the 16th
falling clock edge, the last data bit is clocked in and the programmed function (a change in the DAC channel
address, mode of operation and/or register contents) is executed. At this point the SYNC line may be kept low or
brought high. Any data and clock pusles after the 16th falling clock edge will be ignored. In either case, SYNC
must be brought high for the minimum specified time before the next write sequence is initiated with a falling
edge of SYNC.
Since the SYNC and DIN buffers draw more current when they are high, they should be idled low between write
sequences to minimize power consumption.
INPUT SHIFT REGISTER
The input shift register, Figure 32, has sixteen bits. The first bit must be set to "0" and the second bit is an
address bit. The address bit determines whether the register data is for DAC A or DAC B. This bit is followed by
two bits that determine the mode of operation (writing to a DAC register without updating the outputs of both
DACs, writing to a DAC register and updating the outputs of both DACs, writing to the register of both DACs and
updating their outputs, or powering down both outputs). The final twelve bits of the shift register are the data bits.
The data format is straight binary (MSB first, LSB last), with all 0's corresponding to an output of 0V and all 1's
corresponding to a full-scale output of VREFIN - 1 LSB. The contents of the serial input register are transferred to
the DAC register on the sixteenth falling edge of SCLK. See Figure 2.
MSB
LSB
A1 A0 OP1 OP0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
X
X
DATA BITS
0
0
0
1
DAC A
DAC B
0
0
1
1
0
1
0
1
Write to specified register but do not update outputs.
Write to specified register and update outputs.
Write to all registers and update outputs.
Power-down outputs.
Figure 32. Input Register Contents
Normally, the SYNC line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th
SCLK falling edge. However, if SYNC is brought high before the 16th falling edge, the data transfer to the shift
register is aborted and the write sequence is invalid. Under this condition, the DAC register is not updated and
there is no change in the mode of operation or in the DAC output voltages.
POWER-ON RESET
The power-on reset circuit controls the output voltages of both DACs during power-up. Upon application of
power, the DAC registers are filled with zeros and the output voltages are 0V. The outputs remain at 0V until a
valid write sequence is made to the DAC.
POWER-DOWN MODES
The DAC102S085 has four power-down modes, two of which are identical. In power-down mode, the supply
current drops to 20 µA at 3V and 30 µA at 5V. The DAC102S085 is set in power-down mode by setting OP1 and
OP0 to 11. Since this mode powers down both DACs, the first two bits of the shift register are used to select
different output terminations for the DAC outputs. Setting A1 and A0 to 00 or 11 causes the outputs to be tri-
stated (a high impedance state). While setting A1 and A0 to 01 or 10 causes the outputs to be terminated by 2.5
kΩ or 100 kΩ to ground respectively (see Table 1).
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Table 1. Power-Down Modes
A1
0
A0
0
OP1
OP0
Operating Mode
High-Z outputs
2.5 kΩ to GND
100 kΩ to GND
High-Z outputs
1
1
1
1
1
1
1
1
0
1
1
0
1
1
The bias generator, output amplifiers, resistor strings, and other linear circuitry are all shut down in any of the
power-down modes. However, the contents of the DAC registers are unaffected when in power-down. Each DAC
register maintains its value prior to the DAC102S085 being powered down unless it is changed during the write
sequence which instructed it to recover from power down. Minimum power consumption is achieved in the
power-down mode with SYNC and DIN idled low and SCLK disabled. The time to exit power-down (Wake-Up
Time) is typically tWU µsec as stated in the A.C. and Timing Characteristics.
APPLICATIONS INFORMATION
USING REFERENCES AS POWER SUPPLIES
While the simplicity of the DAC102S085 implies ease of use, it is important to recognize that the path from the
reference input (VREFIN) to the VOUTs will have essentially zero Power Supply Rejection Ratio (PSRR).
Therefore, it is necessary to provide a noise-free supply voltage to VREFIN. In order to utilize the full dynamic
range of the DAC102S085, the supply pin (VA) and VREFIN can be connected together and share the same supply
voltage. Since the DAC102S085 consumes very little power, a reference source may be used as the reference
input and/or the supply voltage. The advantages of using a reference source over a voltage regulator are
accuracy and stability. Some low noise regulators can also be used. Listed below are a few reference and power
supply options for the DAC102S085.
LM4130
The LM4130, with its 0.05% accuracy over temperature, is a good choice as a reference source for the
DAC102S085. The 4.096V version is useful if a 0 to 4.095V output range is desirable or acceptable. Bypassing
the LM4130 VIN pin with a 0.1µF capacitor and the VOUT pin with a 2.2µF capacitor will improve stability and
reduce output noise. The LM4130 comes in a space-saving 5-pin SOT23.
Input
Voltage
LM4132-4.1
C1
C2
C3
0.1 mF
2.2 mF
0.1 mF
VA VREFIN
DAC102S085
V
OUT
= 0V to 4.092V
SYNC
DIN
SCLK
Figure 33. The LM4130 as a power supply
LM4050
Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a reference for the
DAC102S085. It is available in 4.096V and 5V versions and comes in a space-saving 3-pin SOT23.
16
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
Input
Voltage
R
I
DAC
V
Z
I
Z
0.1 mF
0.47 mF
V
V
REFIN
LM4050-4.1
or
LM4050-5.0
A
DAC102S085
V
OUT
= 0V to 5V
SYNC
DIN
SCLK
Figure 34. The LM4050 as a power supply
The minimum resistor value in the circuit of Figure 34 must be chosen such that the maximum current through
the LM4050 does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at
its maximum, the LM4050 voltage at its minimum, and the DAC102S085 drawing zero current. The maximum
resistor value must allow the LM4050 to draw more than its minimum current for regulation plus the maximum
DAC102S085 current in full operation. The conditions for minimum current include the input voltage at its
minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the
DAC102S085 draws its maximum current. These conditions can be summarized as
R(min) = ( VIN(max) − VZ(min) ) /IZ(max)
(3)
and
R(max) = ( VIN(min) − VZ(max) ) / ( (IDAC(max) + IZ(min) )
where
•
VZ(min) and VZ(max) are the nominal LM4050 output voltages ± the LM4050 output tolerance over
temperature
•
•
•
IZ(max) is the maximum allowable current through the LM4050
IZ(min) is the minimum current required by the LM4050 for proper regulation
IDAC(max) is the maximum DAC102S085 supply current
(4)
LP3985
The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good
choice for applications that do not require a precision reference for the DAC102S085. It comes in 3.0V, 3.3V and
5V versions, among others, and sports a low 30 µV noise specification at low frequencies. Since low frequency
noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes
in a space-saving 5-pin SOT-23 and 5-bump DSBGA packages.
Input
Voltage
LP3985
0.1 mF
0.1 mF
1 mF
0.01 mF
V
A
V
REFIN
DAC102S085
V
OUT
= 0V to 5V
SYNC
DIN
SCLK
Figure 35. Using the LP3985 regulator
An input capacitance of 1.0µF without any ESR requirement is required at the LP3985 input, while a 1.0µF
ceramic capacitor with an ESR requirement of 5mΩ to 500mΩ is required at the output. Careful interpretation
and understanding of the capacitor specification is required to ensure correct device operation.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
LP2980
The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon
grade. It is available in 3.0V, 3.3V and 5V versions, among others.
V
IN
Input
Voltage
V
OUT
LP2980
ON /
OFF
1 mF
0.1 mF
V
A
V
REFIN
DAC102S085
V
OUT
= 0V to 5V
SYNC
DIN
SCLK
Figure 36. Using the LP2980 regulator
Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor
must be at least 1.0µF over temperature, but values of 2.2µF or more will provide even better performance. The
ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid
tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to
their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic
capacitors are typically not a good choice due to their large size and have ESR values that may be too high at
low temperatures.
BIPOLAR OPERATION
The DAC102S085 is designed for single supply operation and thus has a unipolar output. However, a bipolar
output may be obtained with the circuit in Figure 37. This circuit will provide an output voltage range of ±5 Volts.
A rail-to-rail amplifier should be used if the amplifier supplies are limited to ±5V.
10 pF
R
2
+5V
+5V
R
1
+
-
10 mF
0.1 mF
±5V
+
DAC102S085
-5V
SYNC
V
OUT
DIN
SCLK
Figure 37. Bipolar Operation
The output voltage of this circuit for any code is found to be
VO = (VA x (D / 1024) x ((R1 + R2) / R1) - VA x R2 / R1)
VO = (10 x D / 1024) - 5V
(5)
(6)
where
•
D is the input code in decimal form (With VA = 5V and R1 = R2)
A list of rail-to-rail amplifiers suitable for this application are indicated in Table 2.
Table 2. Some Rail-to-Rail Amplifiers
AMP
PKGS
Typ VOS
0.9 mV
Typ ISUPPLY
25 µA
LMC7111
LM7301
LM8261
DIP-8, SOT23-5
SO-8, SOT23-5
SOT23-5
0.03 mV
0.7 mV
620 µA
1 mA
18
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
DSP/MICROPROCESSOR INTERFACING
Interfacing the DAC102S085 to microprocessors and DSPs is quite simple. The following guidelines are offered
to hasten the design process.
ADSP-2101/ADSP2103 Interfacing
Figure 38 shows a serial interface between the DAC102S085 and the ADSP-2101/ADSP2103. The DSP should
be set to operate in the SPORT Transmit Alternate Framing Mode. It is programmed through the SPORT control
register and should be configured for Internal Clock Operation, Active Low Framing and 16-bit Word Length.
Transmission is started by writing a word to the Tx register after the SPORT mode has been enabled.
ADSP-2101/
DAC102S085
ADSP2103
SYNC
TFS
DT
DIN
SCLK
SCLK
Figure 38. ADSP-2101/2103 Interface
80C51/80L51 Interface
A serial interface between the DAC102S085 and the 80C51/80L51 microcontroller is shown in Figure 39. The
SYNC signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line
P3.3. This line is taken low when data is transmitted to the DAC102S085. Since the 80C51/80L51 transmits 8-bit
bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be
left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of
data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the
80C51/80L51 transmits data with the LSB first while the DAC102S085 requires data with the MSB first.
80C51/80L51
P3.3
DAC102S085
SYNC
TXD
RXD
SCLK
DIN
Figure 39. 80C51/80L51 Interface
68HC11 Interface
A serial interface between the DAC102S085 and the 68HC11 microcontroller is shown in Figure 40. The SYNC
line of the DAC102S085 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.
The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration
causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the
DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB
first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the
second byte of data to the DAC, after which PC7 should be raised to end the write sequence.
68HC11
PC7
DAC102S085
SYNC
SCK
SCLK
MOSI
DIN
Figure 40. 68HC11 Interface
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: DAC102S085
DAC102S085
SNAS364E –MAY 2006–REVISED MARCH 2013
www.ti.com
Microwire Interface
Figure 41 shows an interface between a Microwire compatible device and the DAC102S085. Data is clocked out
on the rising edges of the SK signal. As a result, the SK of the Microwire device needs to be inverted before
driving the SCLK of the DAC102S085.
MICROWIRE
DEVICE
DAC102S085
SYNC
CS
SK
SO
SCLK
DIN
Figure 41. Microwire Interface
LAYOUT, GROUNDING, AND BYPASSING
For best accuracy and minimum noise, the printed circuit board containing the DAC102S085 should have
separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes.
Both of these planes should be located in the same board layer. There should be a single ground plane. A single
ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a
single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground
current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate
ground planes must be connected in one place, preferably near the DAC102S085. Special care is required to
ensure that digital signals with fast edge rates do not pass over split ground planes. They must always have a
continuous return path below their traces.
The DAC102S085 power supply should be bypassed with a 10µF and a 0.1µF capacitor as close as possible to
the device with the 0.1µF right at the device supply pin. The 10µF capacitor should be a tantalum type and the
0.1µF capacitor should be a low ESL, low ESR type. The power supply for the DAC102S085 should only be
used for analog circuits.
Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the
board. The clock and data lines should have controlled impedances.
20
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC102S085
DAC102S085
www.ti.com
SNAS364E –MAY 2006–REVISED MARCH 2013
REVISION HISTORY
Changes from Revision D (March 2013) to Revision E
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 20
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: DAC102S085
PACKAGE OPTION ADDENDUM
www.ti.com
1-Nov-2013
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
1000
1000
(1)
(2)
(6)
(3)
(4/5)
DAC102S085CIMM
NRND
ACTIVE
VSSOP
VSSOP
DGS
10
10
TBD
Call TI
CU SN
Call TI
-40 to 105
-40 to 105
X74C
X74C
DAC102S085CIMM/NOPB
DGS
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
DAC102S085CIMMX/NOPB
DAC102S085CISD/NOPB
DAC102S085CISDX/NOPB
ACTIVE
ACTIVE
ACTIVE
VSSOP
WSON
WSON
DGS
DSC
DSC
10
10
10
3500
1000
4500
Green (RoHS
& no Sb/Br)
CU SN
CU SN
CU SN
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 105
-40 to 105
-40 to 105
X74C
X75C
X75C
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
1-Nov-2013
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Sep-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
DAC102S085CIMM
VSSOP
DGS
DGS
DGS
10
10
10
1000
1000
3500
178.0
178.0
330.0
12.4
12.4
12.4
5.3
5.3
5.3
3.4
3.4
3.4
1.4
1.4
1.4
8.0
8.0
8.0
12.0
12.0
12.0
Q1
Q1
Q1
DAC102S085CIMM/NOPB VSSOP
DAC102S085CIMMX/NOP VSSOP
B
DAC102S085CISD/NOPB WSON
DSC
DSC
10
10
1000
4500
178.0
330.0
12.4
12.4
3.3
3.3
3.3
3.3
1.0
1.0
8.0
8.0
12.0
12.0
Q1
Q1
DAC102S085CISDX/NOP WSON
B
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Sep-2013
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
DAC102S085CIMM
VSSOP
VSSOP
VSSOP
DGS
DGS
DGS
10
10
10
1000
1000
3500
210.0
210.0
367.0
185.0
185.0
367.0
35.0
35.0
35.0
DAC102S085CIMM/NOPB
DAC102S085CIMMX/NOP
B
DAC102S085CISD/NOPB
WSON
WSON
DSC
DSC
10
10
1000
4500
210.0
367.0
185.0
367.0
35.0
35.0
DAC102S085CISDX/NOP
B
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明