DAC8228 [TI]
八路、低功耗、14 位、+/-16.5V 输出并行输入数模转换器;
| 型号： | DAC8228 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 八路、低功耗、14 位、+/-16.5V 输出并行输入数模转换器 转换器 数模转换器 |
| 文件： | 总59页 (文件大小：1994K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
Octal, 14-Bit, Low-Power, High-Voltage Output, Parallel Input
DIGITAL-TO-ANALOG CONVERTER
Check for Samples: DAC8228
1
FEATURES
DESCRIPTION
2
•
•
•
•
•
•
•
Bipolar Output: ±3V, up to ±16.5V
The DAC8228 is
digital-to-analog converter (DAC). With
a
low-power, octal, 14-bit
5V
a
Unipolar Output: 0V to +33V
14-Bit Resolution
reference, the output can either be a bipolar ±15V
voltage when operating from a dual ±15.5V (or
higher) power supply, or a unipolar 0V to +30V
voltage when operating from a +30.5V power supply.
With a 5.5V reference, the output can be ±16.5V for a
dual ±17V (or higher) power supply, or a unipolar 0V
to +33V voltage when operating from a +33.5V (or
higher) power supply. This DAC provides low-power
operation, good linearity, and low glitch over the
specified temperature range of –40°C to +105°C. This
device is trimmed in manufacturing and has very low
zero and full-scale error. In addition, user calibration
can be performed to achieve ±1 LSB bipolar
zero/full-scale error for a bipolar supply, or ±1 LSB
zero-code/full-scale error for a unipolar supply over
the entire signal chain. The output range can be
offset by using the DAC Offset Register.
Low Power: 13.5mW/Ch
Relative Accuracy: 1LSB Max
Flexible User Calibration
Low Zero/Full-Scale Error
–
–
Before User Calibration: ±2.5 LSB Max
After User Calibration: ±1 LSB
•
•
•
•
•
•
Low Glitch: 4nV-s
Settling Time: 15μs
Channel Monitor Output
Programmable Gain: x4, x6
Programmable Offset
14-Bit Parallel Interface:
50MHz (Write Operation)
The DAC8228 features a standard, high-speed, 14-bit
parallel interface that operates at up to 50MHz and is
1.8V, 3V, and 5V logic compatible, to communicate
with a DSP or microprocessor. The eight DACs and
the auxiliary registers are addressed with five address
lines. The device features double-buffered interface
logic. An asynchronous load input (LDAC) transfers
data from the DAC data register to the DAC latch.
The asynchronous CLR input sets the output of all
eight DACs to AGND. The VMON pin is a monitor
output that connects to the individual analog outputs,
the offset DAC, and the reference buffer outputs
through a multiplexer (mux).
•
Packages: QFN-56 (8mm x 8mm),
TQFP-64 (10mm x 10mm)
APPLICATIONS
•
•
•
Automatic Test Equipment
PLC and Industrial Process Control
Communications
IOVDD
DGND
DVDD
AVDD
AVSS
REF-A
Analog Monitor
DAC8228
VOUT-0
VOUT-7
VMON
Reference
Buffer A
OFFSET
DAC A
A0
Ref Buffer A
The DAC8228 is pin-to-pin compatible with the
DAC8728 (16-bit) and the DAC7728 (12-bit).
Command
Registers
Ref Buffer B
OFFSET-B
A4
R/W
CS
To DAC-0, DAC-1,
DAC-2, DAC-3
(When Correction Engine Disabled)
OFFSET-A
VOUT-0
D0
DAC-0
Input Data
Register 0
Correction
Engine
DAC-0
Data
Latch-0
D13
To DAC-0, DAC-1,
DAC-2, DAC-3
LDAC
User Calibration:
Zero Register 0
Gain Regsiter 0
Internal Trimming
Zero/Gain; INL
RST
AGND-A
RSTSEL
LDAC
To DAC-4, DAC-5, DAC-6, DAC-7
CLR
USB/BTC
BUSY
OFFSET-B
VOUT-7
(Same Function Blocks
for All Channels)
Reference
Buffer B
OFFSET
DAC B
GPIO
Power-Up/
Power-Down
Control
AGND-B
REF-B
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2009, Texas Instruments Incorporated
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION(1)
RELATIVE
ACCURACY
(LSB)
DIFFERENTIAL
LINEARITY
(LSB)
SPECIFIED
TEMPERATURE
RANGE
PACKAGE-
LEAD
PACKAGE
DESIGNATOR
PACKAGE
MARKING
PRODUCT
±1
±1
±1
±1
QFN-56
RTQ
PAG
–40°C to +105°C
–40°C to +105°C
DAC8228
DAC8228
DAC8228
TQFP-64
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI
website at www.ti.com.
ABSOLUTE MAXIMUM RATINGS(1)
Over operating free-air temperature range (unless otherwise noted).
DAC8228
–0.3 to 38
–0.3 to 38
–19 to 0.3
–0.3 to 6
–0.3 to DVDD + 0.3
–0.3 to 0.3
–0.3 to IOVDD + 0.3
–0.3 to AVDD + 0.3
–0.3 to DVDD
–0.3 to IOVDD + 0.3
3
UNIT
V
AVDD to AVSS
AVDD to AGND
V
AVSS to AGND, DGND
DVDD to DGND
V
V
IOVDD to DGND
V
AGND to DGND
V
Digital input voltage to DGND
VOUT-x, VMON to AVSS
REF-A, REF-B to AGND
BUSY, GPIO to DGND
Maximum current from VMON
Operating temperature range
Storage temperature range
Maximum junction temperature (TJ max)
V
V
V
V
mA
°C
°C
°C
kV
V
–40 to +105
–65 to +150
+150
Human body model (HBM)
4
TQFP
QFN
1000
ESD ratings
Charged device model (CDM)
Machine model (MM)
500
200
V
TQFP
QFN
55
°C/W
°C/W
°C/W
°C/W
W
Junction-to-ambient, θJA
21.7
Thermal impedance
Power dissipation
TQFP
QFN
21
Junction-to-case, θJC
20.4
(TJ max – TA) / θJA
(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute
maximum conditions for extended periods may affect device reliability.
2
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
ELECTRICAL CHARACTERISTICS: Dual-Supply
All specifications at TA = TMIN to TMAX, AVDD = +16.5V, AVSS = –16.5V, DVDD = +5V, REF-A and REF-B = +5V, gain = 6,
AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values(1), unless otherwise noted.
DAC8228
PARAMETER
STATIC PERFORMANCE
Resolution
CONDITIONS
MIN
TYP
MAX
UNIT
14
Bits
LSB
LSB
LSB
LSB
LSB
Linearity error
Measured by line passing through codes 0000h and 3FFFh
Measured by line passing through codes 0000h and 3FFFh
TA = +25°C, before user calibration, gain = 6, code = 2000h
TA = +25°C, before user calibration, gain = 4, code = 2000h
TA = +25°C, after user calib., gain = 4 or 6, code = 2000h
Gain = 4 or 6, code = 2000h
±1
±1
Differential linearity error
±2.5
±4
Bipolar zero error
±1
Bipolar zero error TC
Zero-code error
Zero-code error TC
Gain error
±0.5
±2 ppm FSR/°C
TA = +25°C, gain = 6, code = 0000h
±2.5
±4
LSB
LSB
TA = +25°C, gain = 4, code = 0000h
Gain = 4 or 6, code = 0000h
±0.5
±1
±3 ppm FSR/°C
TA = +25°C, gain = 6
±2.5
±4
LSB
LSB
TA = +25°C, gain = 4
Gain error TC
Gain = 4 or 6
±3 ppm FSR/°C
TA = +25°C, before user calibration, gain = 6, code = 3FFFh
TA = +25°C, before user calibration, gain = 4, code = 3FFFh
TA = +25°C, after user calib., gain = 4 or 6, code = 3FFFh
Gain = 4 or 6, code = 3FFFh
±2.5
±4
LSB
LSB
LSB
Full-scale error
±1
Full-scale error TC
DC crosstalk(2)
±0.5
±3 ppm FSR/°C
LSB
Measured channel at code = 2000h, full-scale change on any
other channel
0.05
(1) Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may vary
no more than ±3 LSB from the nominal number listed in Table 8. These pins are not intended to drive an external load, and must not be
connected during dual-supply operation.
(2) The DAC outputs are buffered by op amps that share common AVDD and AVSS power supplies. DC crosstalk indicates how much dc
change in one or more channel outputs may occur when the dc load current changes in one channel (because of an update). With
high-impedance loads, the effect is virtually immeasurable. Multiple AVDD and AVSS terminals are provided to minimize dc crosstalk.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
ELECTRICAL CHARACTERISTICS: Dual-Supply (continued)
All specifications at TA = TMIN to TMAX, AVDD = +16.5V, AVSS = –16.5V, DVDD = +5V, REF-A and REF-B = +5V, gain = 6,
AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values (1), unless otherwise noted.
DAC8228
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG OUTPUT (VOUT-0 to VOUT-7)(3)
VREF = +5V
–15
+15
+4.5
0.5
V
Voltage output(4)
VREF = +1.5V
Code = 2000h
–4.5
V
Output impedance
Short-circuit current(5)
Load current
Ω
mA
±10
±3
See Figure 37
mA
TA = +25°C, device operating for 500 hours, full-scale output
TA = +25°C, device operating for 1000 hours, full-scale output
3.4
4.3
ppm of FSR
ppm of FSR
pF
Output voltage drift vs time
Capacitive load stability
500
To 0.03% of FSR, CL = 200pF, RL= 10kΩ, code from 0000h
to 3FFFh and 3FFFh to 0000h
10
15
6
μs
μs
μs
To 1 LSB, CL = 200pF, RL = 10kΩ, code from 0000h to
3FFFh and 3FFFh to 0000h
Settling time
To 1 LSB, CL = 200pF, RL = 10kΩ, code from 1F00h to
2100h and 2100h to 1F00h
(6)
Slew rate
6
200
50
4
V/μs
μs
Power-on delay(7)
From IOVDD ≥ +1.8V and DVDD ≥ +2.7V to CS low
Power-down recovery time
Digital-to-analog glitch(8)
Glitch impulse peak amplitude
Channel-to-channel isolation(9)
μs
Code from 1FFFh to 2000h and 2000h to 1FFFh
Code from 1FFFh to 2000h and 2000h to 1FFFh
VREF = 4VPP, f = 1kHz
nV-s
mV
5
88
10
1
dB
DACs in the same group
nV-s
nV-s
nV-s
nV-s
nV/√Hz
nV/√Hz
μVPP
LSB
DAC-to-DAC crosstalk(10)
DACs among different groups
Digital crosstalk(11)
Digital feedthrough(12)
1
1
TA = +25°C at 10kHz, gain = 6
TA = +25°C at 10kHz, gain = 4
0.1Hz to 10Hz, gain = 6
200
130
20
0.05
Output noise
Power-supply rejection(13)
AVDD = ±15.5V to ±16.5V
(3) Specified by design.
(4) The analog output range of VOUT-0 to VOUT-7 is equal to (6 × VREF – 5 × OUTPUT_OFFSET_DAC) for gain = 6. The maximum value of
the analog output must not be greater than (AVDD – 0.5V), and the minimum value must not be less than (AVSS + 0.5V). All
specifications are for a ±16.5V power supply and a ±15V output, unless otherwise noted.
(5) When the output current is greater than the specification, the current is clamped at the specified maximum value.
(6) Slew rate is measured from 10% to 90% of the transition when the output changes from 0 to full-scale.
(7) Power-on delay is defined as the time from when the supply voltages reach the specified conditions to when CS goes low, for valid
digital communication.
(8) Digital-to-analog glitch is defined as the amount of energy injected into the analog output at the major code transition. It is specified as
the area of the glitch in nV-s. It is measured by toggling the DAC register data between 1FFFh and 2000h in straight binary format.
(9) Channel-to-channel isolation refers to the ratio of the signal amplitude at the output of one DAC channel to the amplitude of the
sinusoidal signal on the reference input of another DAC channel. It is expressed in dB and measured at midscale.
(10) DAC-to-DAC crosstalk is the glitch impulse that appears at the output of one DAC as a result of both the full-scale digital code and
subsequent analog output change at another DAC. It is measured with LDAC tied low and expressed in nV-s.
(11) Digital crosstalk is the glitch impulse transferred to the output of one converter as a result of a full-scale code change in the DAC input
register of another converter. It is measured when the DAC output is not updated, and is expressed in nV-s.
(12) Digital feedthrough is the glitch impulse injected to the output of a DAC as a result of a digital code change in the DAC input register of
the same DAC. It is measured with the full-scale digital code change without updating the DAC output, and is expressed in nV-s.
(13) The output must not be greater than (AVDD – 0.5V) and not less than (AVSS + 0.5V).
4
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
ELECTRICAL CHARACTERISTICS: Dual-Supply (continued)
All specifications at TA = TMIN to TMAX, AVDD = +16.5V, AVSS = –16.5V, DVDD = +5V, REF-A and REF-B = +5V, gain = 6,
AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values (1), unless otherwise noted.
DAC8228
PARAMETER
OFFSET DAC OUTPUT(14)
Voltage output
CONDITIONS
MIN
TYP
MAX
UNIT
(15)
VREF = +5V
TA = +25°C
TA = +25°C
0
5
V
Full-scale error
±1
±0.5
±1.5
LSB
LSB
LSB
LSB
Zero-code error
Linearity error
Differential linearity error
±1
ANALOG MONITOR PIN (VMON
)
Output impedance(16)
TA = +25°C
2000
100
Ω
Three-state leakage current
REFERENCE INPUT
nA
Reference input voltage range(17)
Reference input dc impedance
Reference input capacitance
DIGITAL INPUT(14)
1.0
5.5
V
10
10
MΩ
pF
IOVDD = +4.5V to +5.5V
IOVDD = +2.7V to +3.3V
IOVDD = +1.7V to +2.0V
IOVDD = +4.5V to +5.5V
IOVDD = +2.7V to +3.3V
IOVDD = +1.7V to +2.0V
3.8
2.3
0.3 + IOVDD
V
V
High-level input voltage, VIH
0.3 + IOVDD
1.5
0.3 + IOVDD
V
–0.3
–0.3
–0.3
0.8
0.6
0.3
±1
V
Low-level input voltage, VIL
Input current
V
V
CLR, LDAC, RST, A0 to A4, R/W, and CS
USB/BTC, RSTSEL, and D0 to D13
CLR, LDAC, RST, A0 to A4, R/W, and CS
USB/BTC, RSTSEL, and D0 to D13
GPIO
μA
μA
pF
pF
pF
±5
5
12
14
Input capacitance
DIGITAL OUTPUT(14)
IOVDD = +2.7V to +5.5V, sourcing 1mA
IOVDD = +1.8V, sourcing 200μA
IOVDD = +2.7V to +5.5V, sinking 1mA
IOVDD = +1.8V, sinking 200μA
IOVDD – 0.4
IOVDD
IOVDD
0.4
V
V
High-level output voltage, VOH
(D0 to D13)
1.6
0
V
Low-level output voltage, VOL (D0
to D13, BUSY, and GPIO)
0
0.2
V
High-impedance leakage current D0 to D13, BUSY, and GPIO
±5
μA
High-impedance output
BUSY and GPIO
capacitance
14
pF
(14) Specified by design.
(15) Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may vary
no more than ±3 LSB from the nominal number listed in Table 8. These pins are not intended to drive an external load, and must not be
connected during dual-supply operation.
(16) 8000Ω when VMON is connected to Reference Buffer A or B.
(17) Reference input voltage ≤ DVDD
.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
ELECTRICAL CHARACTERISTICS: Dual-Supply (continued)
All specifications at TA = TMIN to TMAX, AVDD = +16.5V, AVSS = –16.5V, DVDD = +5V, REF-A and REF-B = +5V, gain = 6,
AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values (1), unless otherwise noted.
DAC8228
PARAMETER
POWER SUPPLY
CONDITIONS
MIN
TYP
MAX
UNIT
AVDD
AVSS
DVDD
IOVDD
+4.5
–18
+18
–4.5
+5.5
DVDD
6
V
V
+2.7
+1.7
V
V
Normal operation, midscale code, output unloaded
Power down, output unloaded
4
35
mA
μA
mA
μA
μA
μA
μA
μA
mW
AIDD
AISS
DIDD
IOIDD
Normal operation, midscale code, output unloaded
Power down, output unloaded
–4
–2.5
–35
75
Normal operation
Power down
35
Normal operation, VIH = IOVDD, VIL = DGND
Power down, VIH = IOVDD, VIL = DGND
Normal operation, ±16.5V supplies, midscale code
5
5
Power dissipation
107
165
TEMPERATURE RANGE
Specified performance
–40
+105
°C
6
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
ELECTRICAL CHARACTERISTICS: Single-Supply
All specifications at TA = TMIN to TMAX, AVDD = +32V, AVSS = 0V, DVDD = +5V, REF-A and REF-B = +5V, gain = 6, AGND-x =
DGND = 0V, and OFFSET-A = OFFSET-B = AGND, unless otherwise noted.
DAC8228
PARAMETER
STATIC PERFORMANCE
Resolution
CONDITIONS
MIN
TYP
MAX
UNIT
14
Bits
LSB
LSB
LSB
LSB
LSB
Linearity error
Measured by line passing through codes 0040h and 3FFFh
Measured by line passing through codes 0040h and 3FFFh
TA = +25°C, before user calibration, gain = 6, code = 0040h
TA = +25°C, before user calibration, gain = 4, code = 0040h
TA = +25°C, after user calib., gain = 4 or 6, code = 0040h
Gain = 4 or 6, code = 0040h
±1
±1
Differential linearity error
±2.5
±4
Unipolar zero error
±1
Unipolar zero error TC
Gain error
±0.5
±3 ppm FSR/°C
TA = +25°C, gain = 6
±2.5
±4
LSB
LSB
TA = +25°C, gain = 4
Gain error TC
Gain = 4 or 6
±1
±3 ppm FSR/°C
TA = +25°C, before user calibration, gain = 6, code = 3FFFh
TA = +25°C, before user calibration, gain = 4, code = 3FFFh
TA = +25°C, after user calib., gain = 4 or 6, code = 3FFFh
Gain = 4 or 6, code = 3FFFh
±2.5
±4
LSB
LSB
LSB
Full-scale error
±1
Full-scale error TC
DC crosstalk(1)
±0.5
±3 ppm FSR/°C
LSB
Measured channel at code = 2000h, full-scale change on any
other channel
0.05
ANALOG OUTPUT (VOUT-0 to VOUT-7)(2)
VREF = +5V
0
0
+30
V
Voltage output(3)
VREF = +1.5V
Code = 2000h
+9
V
Output impedance
Short-circuit current(4)
Load current
0.5
Ω
mA
±10
±3
See Figure 89 and Figure 90
mA
TA = +25°C, Device operating for 500 hours, full-scale output
TA = +25°C, Device operating for 1000 hours, full-scale output
3.4
4.3
ppm of FSR
ppm of FSR
pF
Output drift vs time
Capacitive load stability
500
To 0.03% of FSR, CL = 200pF, RL= 10kΩ, code from 0040h to
3FFFh and 3FFFh to 0040h
10
15
6
μs
μs
μs
To 1 LSB, CL = 200pF, RL = 10kΩ, code from 0040h to 3FFFh
and 3FFFh to 0040h
Settling time
To 1 LSB, CL = 200pF, RL = 10kΩ, code from 1F00h to 2100h
and 2100h to 1F00h
Slew rate(5)
Power-on delay(6)
6
200
50
4
V/μs
μs
From IOVDD ≥ +1.8V and DVDD ≥ +2.7V to CS low
Power-down recovery time
Digital-to-analog glitch(7)
Glitch impulse peak amplitude
μs
Code from 1FFFh to 2000h and 2000h to 1FFFh
Code from 1FFFh to 2000h and 2000h to 1FFFh
nV-s
mV
5
(1) The DAC outputs are buffered by op amps that share common AVDD and AVSS power supplies. DC crosstalk indicates how much dc
change in one or more channel outputs may occur when the dc load current changes in one channel (because of an update). With
high-impedance loads, the effect is virtually immeasurable. Multiple AVDD and AVSS terminals are provided to minimize dc crosstalk.
(2) Specified by design.
(3) The analog output range of VOUT-0 to VOUT-7 is equal to (6 × VREF) for gain = 6. The maximum value of the analog output must not be
greater than (AVDD – 0.5V). All specifications are for a +32V power supply and a 0V to +30V output, unless otherwise noted.
(4) When the output current is greater than the specification, the current is clamped at the specified maximum value.
(5) Slew rate is measured from 10% to 90% of the transition when the output changes from 0 to full-scale.
(6) Power-on delay is defined as the time from when the supply voltages reach the specified conditions to when CS goes low, for valid
digital communication.
(7) Digital-to-analog glitch is defined as the amount of energy injected into the analog output at the major code transition. It is specified as
the area of the glitch in nV-s. It is measured by toggling the DAC register data between 1FFFh and 2000h in straight binary format.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
ELECTRICAL CHARACTERISTICS: Single-Supply (continued)
All specifications at TA = TMIN to TMAX, AVDD = +32V, AVSS = 0V, DVDD = +5V, REF-A and REF-B = +5V, gain = 6, AGND-x =
DGND = 0V, and OFFSET-A = OFFSET-B = AGND, unless otherwise noted.
DAC8228
PARAMETER
Channel-to-channel isolation(8)
CONDITIONS
MIN
TYP
88
10
1
MAX
UNIT
dB
VREF = 4VPP, f = 1kHz
DACs in the same group
nV-s
DAC-to-DAC crosstalk(9)
DACs among different groups
nV-s
Digital crosstalk(10)
1
nV-s
Digital feedthrough(11)
1
nV-s
TA = +25°C at 10kHz, gain = 6
TA = +25°C at 10kHz, gain = 4
0.1Hz to 10Hz, gain = 6
200
130
20
0.05
nV/√Hz
nV/√Hz
μVPP
LSB
Output noise
Power-supply rejection(12)
ANALOG MONITOR PIN (VMON
Output impedance(13)
AVDD = +33V to +36V
)
TA = +25°C
2000
100
Ω
Three-state leakage current
REFERENCE INPUT
nA
Reference input voltage
range(14)
1.0
5.5
V
Reference input dc impedance
Reference input capacitance
DIGITAL INPUT(15)
10
10
MΩ
pF
IOVDD = +4.5V to +5.5V
3.8
2.3
0.3 + IOVDD
V
V
High-level input voltage, VIH
IOVDD = +2.7V to +3.3V
0.3 + IOVDD
IOVDD = +1.7V to +2.0V
1.5
0.3 + IOVDD
V
IOVDD = +4.5V to +5.5V
–0.3
–0.3
–0.3
0.8
0.6
0.3
±1
V
Low-level input voltage, VIL
Input current
IOVDD = +2.7V to +3.3V
V
IOVDD = +1.7V to +2.0V
V
CLR, LDAC, RST, A0 to A4, R/W, and CS
USB/BTC, RSTSEL, and D0 to D13
CLR, LDAC, RST, A0 to A4, R/W, and CS
USB/BTC, RSTSEL, and D0 to D13
GPIO
μA
μA
pF
pF
pF
±5
5
12
14
Input capacitance
DIGITAL OUTPUT(15)
IOVDD = +2.7V to +5.5V, sourcing 1mA
IOVDD = +1.8V, sourcing 200μA
IOVDD = +2.7V to +5.5V, sinking 1mA
IOVDD = +1.8V, sinking 200μA
IOVDD – 0.4
IOVDD
IOVDD
0.4
V
V
High-level output voltage, VOH
(D0 to D13)
1.6
0
V
Low-level output voltage, VOL
(D0 to D13, BUSY, and GPIO)
0
0.2
V
High-impedance leakage current D0 to D13, BUSY, and GPIO
±5
μA
High-impedance output
BUSY and GPIO
capacitance
14
pF
(8) Channel-to-channel isolation refers to the ratio of the signal amplitude at the output of one DAC channel to the amplitude of the
sinusoidal signal on the reference input of another DAC channel. It is expressed in dB and measured at midscale.
(9) DAC-to-DAC crosstalk is the glitch impulse that appears at the output of one DAC as a result of both the full-scale digital code and
subsequent analog output change at another DAC. It is measured with LDAC tied low and expressed in nV-s.
(10) Digital crosstalk is the glitch impulse transferred to the output of one converter as a result of a full-scale code change in the DAC input
register of another converter. It is measured when the DAC output is not updated, and is expressed in nV-s.
(11) Digital feedthrough is the glitch impulse injected to the output of a DAC as a result of a digital code change in the DAC input register of
the same DAC. It is measured with the full-scale digital code change without updating the DAC output, and is expressed in nV-s.
(12) The analog output must not be greater than (AVDD – 0.5V).
(13) 8000Ω when VMON is connected to Reference Buffer A or B.
(14) Reference input voltage ≤ DVDD
.
(15) Specified by design.
8
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
ELECTRICAL CHARACTERISTICS: Single-Supply (continued)
All specifications at TA = TMIN to TMAX, AVDD = +32V, AVSS = 0V, DVDD = +5V, REF-A and REF-B = +5V, gain = 6, AGND-x =
DGND = 0V, and OFFSET-A = OFFSET-B = AGND, unless otherwise noted.
DAC8228
PARAMETER
POWER SUPPLY
CONDITIONS
MIN
TYP
MAX
UNIT
AVDD
DVDD
IOVDD
+9
+2.7
+1.7
+36
+5.5
DVDD
7
V
V
V
Normal operation, midscale code, output unloaded
Power down, output unloaded
Normal operation
4.5
35
75
35
5
mA
µA
μA
μA
μA
μA
mW
AIDD
DIDD
IOIDD
Power down
Normal operation, VIH = IOVDD, VIL = DGND
Power down, VIH = IOVDD, VIL = DGND
Normal operation
5
Power dissipation
144
224
TEMPERATURE RANGE
Specified performance
–40
+105
°C
FUNCTIONAL BLOCK DIAGRAM
IOVDD
DGND
DVDD
AVDD
AVSS
REF-A
Analog Monitor
DAC8228
VOUT-0
VOUT-7
VMON
Reference
Buffer A
OFFSET
DAC A
A0
Ref Buffer A
Command
Registers
Ref Buffer B
OFFSET-B
A4
R/W
CS
To DAC-0, DAC-1,
DAC-2, DAC-3
(When Correction Engine Disabled)
OFFSET-A
VOUT-0
D0
DAC-0
Latch-0
Input Data
Register 0
Correction
Engine
DAC-0
Data
D13
To DAC-0, DAC-1,
DAC-2, DAC-3
LDAC
User Calibration:
Zero Register 0
Gain Regsiter 0
Internal Trimming
Zero/Gain; INL
RST
RSTSEL
LDAC
AGND-A
To DAC-4, DAC-5, DAC-6, DAC-7
CLR
USB/BTC
BUSY
OFFSET-B
VOUT-7
OFFSET
DAC B
(Same Function Blocks
for All Channels)
Reference
Buffer B
GPIO
Power-Up/
Power-Down
Control
AGND-B
REF-B
Figure 1. Functional Block Diagram
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
PIN CONFIGURATIONS
PAG PACKAGE
TQFP-64
(TOP VIEW)
RTQ PACKAGE
QFN-56
(TOP VIEW)
D11
D12
1
2
3
4
5
6
7
8
9
48 D0
D1
D11
D12
1
2
3
4
5
6
7
8
9
42
41
40
39
38
37
36
35
34
33
32
31
30
29
47 NC
D0
D13
46 NC
VMON
45 NC
NC
D13
VOUT-3
REF-A
VOUT-2
AVDD
44 VOUT-4
43 REF-B
42 VOUT-5
41 AVDD
40 AGND-B
39 VOUT-6
38 AVSS
NC
VMON
NC
VOUT-3
REF-A
VOUT-2
AVDD
VOUT-4
REF-B
VOUT-5
AVDD
AGND-B
VOUT-6
AVSS
DAC8228
DAC8228
AGND-A
VOUT-1 10
AVSS 11
AGND-A
VOUT-1 10
AVSS 11
OFFSET-A 12
VOUT-0 13
NC 14
37 OFFSET-B
36 VOUT-7
35 NC
OFFSET-A 12
VOUT-0 13
OFFSET-B
VOUT-7
USB/BTC 15
BUSY 16
34 RSTSEL
33 GPIO
USB/BTC 14
(1) The thermal pad is internally connected to
the substrate. This pad can be connected
to AVSS or left floating. Keep the thermal
pad separate from the digital ground, if
possible.
PIN DESCRIPTIONS
PIN NO.
PIN
NAME
QFN-56
TQFP-64
I/O
I/O
I/O
I/O
DESCRIPTION
D11
D12
D13
1
2
3
1
2
3
Data bit 11
Data bit 12
Data bit 13
Analog monitor output. This pin is either in Hi-Z status, or connected to one of the DAC outputs,
reference buffer outputs, or offset DAC outputs, depending on the content of the Monitor Register.
VMON
4
4
O
VOUT-3
REF-A
VOUT-2
AVDD
5
6
5
6
O
I
DAC-3 output
Group A(1) reference input
7
7
O
I
DAC-2 output
8
8
Positive analog power supply
AGND-A
VOUT-1
AVSS
9
9
I
Group A(1) analog ground and the ground of REF-A. This pin must be tied to AGND-B and DGND.
10
11
10
11
O
I
DAC-1 output
Negative analog power supply. Connect to AGND in single-supply operation.
OFFSET DAC-A analog output. Must be connected to AGND-A during single power-supply operation
(AVSS = 0V). This pin is not intended to drive an external load.
OFFSET-A
VOUT-0
12
13
12
13
O
O
DAC-0 output
Input data format selection. Input data are in straight binary format when connected to DGND or in
twos complement format when connected to IOVDD. Command data are always in straight binary
format.
USB/BTC
BUSY
14
15
16
15
16
17
I
O
I
This pin is an open drain and requires an external pullup resistor. BUSY goes low when the correction
engine is running; see the Busy Pin section for details.
Level trigger. When the CLR pin is logic '0', all VOUT-X pins connect to AGND-x through switches and
an internal 15kΩ resistor. When the CLR pin is logic '1' and LDAC is logic '0', all VOUT-X pins connect
to the amplifier outputs.
CLR
(1) Group A consists of DAC-0, DAC-1, DAC-2, and DAC-3. Group B consists of DAC-4, DAC-5, DAC-6, and DAC-7.
10 Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
PIN DESCRIPTIONS (continued)
PIN NO.
TQFP-64
PIN
NAME
QFN-56
I/O
DESCRIPTION
Load DAC latch control input (active low). When LDAC is low, the DAC latch is transparent and the
contents of the DAC Data Register are transferred to it. The DAC output changes to the corresponding
level simultaneously when the DAC latch is updated. See the DAC Output Update section for details. If
asynchronous mode is desired, LDAC must be permanently tied low before power is applied to the
device. If synchronous mode is desired, LDAC must be logic high during power-on.
LDAC
17
18
I
Reset input (active low). Logic low on this pin resets the DAC registers and DACs to the values defined
by the RSTSEL pin. CS must be at logic high when RST is used.
RST
18
19
I
A0
A1
19
20
21
22
23
24
25
26
20
21
24
25
26
27
29
30
I
I
I
I
I
I
I
I
Address bit A0 to specify the internal registers.
Address bit A1 to specify the internal registers.
Digital power supply
DVDD
DGND
A2
Digital ground
Address bit A2 to specify the internal registers.
Address bit A3 to specify the internal registers.
Address bit A4 to specify the internal registers.
Digital ground
A3
A4
DGND
General-purpose digital input/output. This pin is a bidirectional, open-drain, digital input/output, and
requires an external pullup resistor. See the GPIO Pin section for details.
GPIO
27
33
I/O
Output reset selection. Selects the output voltage on the VOUT pin after power-on or hardware reset.
Refer to the Power-On Reset section for details.
RSTSEL
VOUT-7
28
29
30
34
36
37
I
O
O
DAC-7 output
OFFSET DAC-B analog output. Must be connected to AGND-B during single-supply operation
(AVSS = 0V). This pin is not intended to drive an external load.
OFFSET-B
AVSS
VOUT-6
AGND-B
AVDD
31
32
33
34
35
36
37
38
39
40
41
42
43
44
I
O
I
Negative analog power supply. Connect to AGND in single-supply operation.
DAC-6 output
Group B(2) analog ground and the ground of REF-B. This pin must be tied to AGND-A and DGND.
I
Positive analog power supply
DAC-5 output
Group B(2) reference input
VOUT-5
REF-B
VOUT-4
O
I
O
DAC-4 output
14, 22, 23,
28, 31, 32,
NC
38-40
—
Not connected
35, 45-47, 53
D0
D1
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
48
49
50
51
52
54
55
56
57
58
59
60
61
62
63
64
I/O
I/O
I/O
I/O
I/O
I
Data bit 0
Data bit 1
D2
Data bit 2
D3
Data bit 3
D4
Data bit 4
DGND
IOVDD
DVDD
R/W
CS
Digital ground
I
Digital interface power supply
I
Digital power supply
I
Read and write signal. High for reading operation; low for writing operation.
I
Chip select input (active low)
Data bit 5
D5
I/O
I/O
I/O
I/O
I/O
I/O
D6
Data bit 6
D7
Data bit 7
D8
Data bit 8
D9
Data bit 9
D10
Data bit 10
(2) Group A consists of DAC-0, DAC-1, DAC-2, and DAC-3. Group B consists of DAC-4, DAC-5, DAC-6, and DAC-7.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TIMING DIAGRAMS
t8
t1
CS
CS
R/W
t9
t10
t2
t3
R/W
A4:A0
t11
t12
t4
t5
A4:A0
D13:D0
t13
t14
Hi-Z
Hi-Z
D13:D0
Hi-Z
Hi-Z
t6
t7
Figure 2. Read Operation
Write Operation 1:
1. Writing to the Configuration Register, Offset Register,
Monitor Register, GPIO Register.
2. Writing to the DAC Input Registers, Zero Registers, and
Gain Registers in Asynchronous mode (LDAC pin is tied low).
Figure 3. Write Operation 1
space
t1
CS
R/W
t2
t3
t4
t5
A4:A0
D13:D0
Hi-Z
Hi-Z
t6
t7
t15
t16
LDAC
LD bit can be set to replace LDAC
to update the DAC output
Write Operation 2:
Writing to the DAC Input Data Registers, Zero Registers, and
Gain Registers when the correction engine is disabled and
DAC outputs are updated in Synchronous mode.
Figure 4. Write Operation 2
CS
BUSY
LDAC
t17
t16
t18
LD bit can be set to replace LDAC
to update the DAC output
Write Operation 3:
Writing to the DAC Input Data Registers, Zero Registers, and Gain Registers when the correction engine is
enabled (SCE = 1) and the DAC outputs are updated in Synchronous mode. The update trigger (either LDAC
or the LD bit) activates after the correction completes.
Figure 5. Write Operation 3
12
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TIMING CHARACTERISTICS(1) (2) (3) (4) (5)
At –40°C to +105°C, DVDD = +5V to +5.5V, and IOVDD = +5V, unless otherwise noted.
PARAMETER
MIN
15
2
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t1
CS width for write operation
t2
Delay from R/W falling edge to CS falling edge
Delay from CS rising edge to R/W rising edge
Delay from address valid to CS falling edge
Delay from CS rising edge to address change
Delay from data valid to CS rising edge
Delay from CS rising to data change
t3
2
t4
0
t5
0
t6
15
5
t7
t8
CS width for read operation
30
2
t9
Delay from R/W rising edge to CS falling edge
Delay from CS rising edge to R/W falling edge
Delay from address valid to CS falling edge
Delay from CS rising to address change
Delay from CS falling edge to data valid
Delay from CS rising to data bus off (Hi-Z)
Delay from CS rising edge to LDAC falling edge
LDAC pulse width
t10
t11
t12
t13
t14
t15
t16
t17
t18
t19
t20
t21
2
0
0
25
2
0
10
20
0
Delay from LDAC rising edge to next CS rising edge
Delay from BUSY rising edge to next LDAC falling edge
Delay from CS rising edge to next LDAC falling edge
Delay from CS rising edge to BUSY falling edge
Delay from LDAC falling edge to BUSY rising edge
30
20
50
(1) Specified by design; not production tested.
(2) Sample tested during the initial release and after any redesign or process changes that may affect these parameters.
(3) Rise and fall times of all digital input signals are 3ns.
(4) Rise and fall times of all digital outputs are 3ns for a 10pF capacitor load.
(5) For sequential writes to the same address, there must be a minimum of 30ns between the CS rising edges.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TIMING CHARACTERISTICS(1) (2) (3) (4) (5)
At –40°C to +105°C, DVDD = +3V to +5V, and IOVDD = +3V, unless otherwise noted.
PARAMETER
MIN
25
2
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t1
CS width for write operation
t2
Delay from R/W falling edge to CS falling edge
Delay from CS rising edge to R/W rising edge
Delay from address valid to CS falling edge
Delay from CS rising edge to address change
Delay from data valid to CS rising edge
Delay from CS rising to data change
t3
2
t4
6
t5
0
t6
25
5
t7
t8
CS width for read operation
50
2
t9
Delay from R/W rising edge to CS falling edge
Delay from CS rising edge to R/W falling edge
Delay from address valid to CS falling edge
Delay from CS rising to address change
Delay from CS falling edge to data valid
Delay from CS rising to data bus off (Hi-Z)
Delay from CS rising edge to LDAC falling edge
LDAC pulse width
t10
t11
t12
t13
t14
t15
t16
t17
t18
t19
t20
t21
2
6
0
40
2
5
10
20
0
Delay from LDAC rising edge to next CS rising edge
Delay from BUSY rising edge to next LDAC falling edge
Delay from CS rising edge to next LDAC falling edge
Delay from CS rising edge to BUSY falling edge
Delay from LDAC falling edge to BUSY rising edge
30
20
50
(1) Specified by design; not production tested.
(2) Sample tested during the initial release and after any redesign or process changes that may affect these parameters.
(3) Rise and fall times of all digital input signals are 5ns.
(4) Rise and fall times of all digital outputs are 5ns for a 10pF capacitor load.
(5) For sequential writes to the same address, there must be a minimum of 50ns between the CS rising edges.
14
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TIMING CHARACTERISTICS(1) (2) (3) (4) (5)
At –40°C to +105°C, DVDD = +3V to +5V, and IOVDD = +1.8V, unless otherwise noted.
PARAMETER
MIN
35
2
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t1
CS width for write operation
t2
Delay from R/W falling edge to CS falling edge
Delay from CS rising edge to R/W rising edge
Delay from address valid to CS falling edge
Delay from CS rising edge to address change
Delay from data valid to CS rising edge
Delay from CS rising to data change
t3
2
t4
12
0
t5
t6
35
5
t7
t8
CS width for read operation
60
2
t9
Delay from R/W rising edge to CS falling edge
Delay from CS rising edge to R/W falling edge
Delay from address valid to CS falling edge
Delay from CS rising to address change
Delay from CS falling edge to data valid
Delay from CS rising to data bus off (Hi-Z)
Delay from CS rising edge to LDAC falling edge
LDAC pulse width
t10
t11
t12
t13
t14
t15
t16
t17
t18
t19
t20
t21
2
12
0
50
2
5
10
30
0
Delay from LDAC rising edge to next CS rising edge
Delay from BUSY rising edge to next LDAC falling edge
Delay from CS rising edge to next LDAC falling edge
Delay from CS rising edge to BUSY falling edge
Delay from LDAC falling edge to BUSY rising edge
50
30
50
(1) Specified by design; not production tested.
(2) Sample tested during the initial release and after any redesign or process changes that may affect these parameters.
(3) Rise and fall times of all digital input signals are 8ns.
(4) Rise and fall times of all digital outputs are 12ns for a 10pF capacitor load.
(5) For sequential writes to the same address, there must be a minimum of 50ns between the CS rising edges.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Dual-Supply
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +25°C
TA = +25°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
DAC0
DAC4
DAC5
DAC6
DAC7
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
DAC1
DAC2
DAC3
0
2048
4096 6144
8192 10240 12288 14336 16384
0
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 6.
Figure 7.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +25°C
Gain = 4
TA = +25°C
Gain = 4
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
0
2048
4096 6144
8192 10240 12288 14336 16384
0
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 8.
Figure 9.
16
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Dual-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = -40°C
TA = -40°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
0
0
0
2048
2048
2048
4096 6144
8192 10240 12288 14336 16384
0
0
0
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 10.
Figure 11.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +25°C
TA = +25°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
4096 6144
8192 10240 12288 14336 16384
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 12.
Figure 13.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +105°C
TA = +105°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
4096 6144
8192 10240 12288 14336 16384
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 14.
Figure 15.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Dual-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
LINEARITY ERROR
vs TEMPERATURE
DIFFERENTIAL LINEARITY ERROR
vs TEMPERATURE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
INL Max
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
INL Min
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 16.
Figure 17.
LINEARITY ERROR
vs TEMPERATURE
DIFFERENTIAL LINEARITY ERROR
vs TEMPERATURE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
Gain = 4
Gain = 4
INL Max
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
INL Min
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 18.
Figure 19.
BIPOLAR ZERO ERROR
vs TEMPERATURE
BIPOLAR ZERO ERROR
vs TEMPERATURE
5
4
5
4
LSB = 1.83mV
LSB = 1.22mV
Gain = 4
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC1
DAC4
DAC5
DAC6
DAC7
DAC0
DAC1
DAC4
DAC5
DAC6
DAC7
DAC2
DAC3
DAC2
DAC3
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 20.
Figure 21.
18
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Dual-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
GAIN ERROR
GAIN ERROR
vs TEMPERATURE
vs TEMPERATURE
5
4
5
4
LSB = 1.83mV
LSB = 1.22mV
Gain = 4
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC4
DAC5
DAC6
DAC7
DAC0
DAC4
DAC5
DAC6
DAC7
DAC1
DAC2
DAC3
DAC1
DAC2
DAC3
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 22.
Figure 23.
LINEARITY ERROR
vs AVDD AND AVSS
DIFFERENTIAL LINEARITY ERROR
vs AVDD AND AVSS
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
VREF = 2.048V
Gain = 4
VREF = 2.048V
Gain = 4
INL Max
INL Min
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
4
6
8
10
12
14
16
18
4
6
8
10
12
14
16
18
AVDD = -AVSS (V)
AVDD = -AVSS (V)
Figure 24.
Figure 25.
LINEARITY ERROR
vs REFERENCE VOLTAGE
DIFFERENTIAL LINEARITY ERROR
vs REFERENCE VOLTAGE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
AVDD = +18V
AVDD = +18V
AVSS = -18V
AVSS = -18V
INL Max
INL Min
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
0
1
2
3
4
5
6
0
1
2
3
4
5
6
VREF (V)
VREF (V)
Figure 26.
Figure 27.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Dual-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
BIPOLAR ZERO ERROR
vs AVDD AND AVSS
GAIN ERROR
vs AVDD AND AVSS
5
4
5
4
VREF = 2.048V
Gain = 4
VREF = 2.048V
Gain = 4
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC1
DAC4
DAC5
DAC6
DAC7
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
DAC2
DAC3
4
0
0
6
8
10
12
14
16
18
4
6
8
10
12
14
16
18
AVDD = -AVSS (V)
AVDD = -AVSS (V)
Figure 28.
Figure 29.
BIPOLAR ZERO ERROR
vs REFERENCE VOLTAGE
BIPOLAR ZERO ERROR
vs REFERENCE VOLTAGE
5
4
5
AVDD = +18V
AVDD = +18V
AVSS = -18V
Gain = 4
4
3
AVSS = -18V
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC4
DAC5
DAC6
DAC7
DAC0
DAC4
DAC5
DAC6
DAC7
DAC1
DAC2
DAC3
DAC1
DAC2
DAC3
1
2
3
4
5
6
0
1
2
3
4
5
6
VREF (V)
VREF (V)
Figure 30.
Figure 31.
GAIN ERROR
vs REFERENCE VOLTAGE
GAIN ERROR
vs REFERENCE VOLTAGE
5
4
5
4
AVDD = +18V
AVDD = +18V
AVSS = -18V
Gain = 4
AVSS = -18V
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC4
DAC5
DAC6
DAC7
DAC0
DAC4
DAC5
DAC6
DAC7
DAC1
DAC2
DAC3
DAC1
DAC2
DAC3
1
2
3
4
5
6
0
1
2
3
4
5
6
VREF (V)
VREF (V)
Figure 32.
Figure 33.
20
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Dual-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
QUIESCENT CURRENTS
vs TEMPERATURE
QUIESCENT CURRENTS
vs DIGITAL INPUT CODE
8
6
8
6
Code = 2000h
IAVDD
IAVDD
4
4
2
2
0
0
IAVSS
-2
-4
-6
-8
-2
-4
-6
-8
IAVSS
-55 -35 -15
5
25
45
65
85
105 125
0
2048
4096 6144
8192 10240 12288 14336 16384
Temperature (°C)
Digital Input Code
Figure 34.
Figure 35.
QUIESCENT CURRENTS
vs REFERENCE VOLTAGE
DELTA OUTPUT VOLTAGE
vs SOURCE/SINK CURRENTS
6
8
0000h
6
4
4
2
IAVDD
2
2000h
0
0
3FFFh
-2
-4
-6
-8
-2
-4
-6
IAVSS
3000h
AVDD = +18V
AVSS = -18V
1000h
6
Code = 2000h
-12 -10 -8 -6 -4 -2
0
2
4
8
10 12
0
1
2
3
4
5
6
VREF (V)
IOUT (mA)
Figure 36.
Figure 37.
SETTLING TIME
–15V TO +15V TRANSITION
SETTLING TIME
+15V TO –15V TRANSITION
5V/div
Large-Signal Output
Code Change: 3FFFh to 0000h
Output Loaded with 10kW and
240pF to AGND
Small-Signal Error
Small-Signal Error
1 LSB/div
1 LSB/div
Code change: 0000h to 3FFFh
Output loaded with 10kW and
240pF to AGND
Large-Signal Output
5V/div
5V/div
5V/div
LDAC
LDAC
Time (10ms/div)
Time (10ms/div)
Figure 38.
Figure 39.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Dual-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
SETTLING TIME
SETTLING TIME
1/4 TO 3/4 FULL-SCALE TRANSITION
3/4 TO 1/4 FULL-SCALE TRANSITION
Code change: 3000h to 1000h
Output loaded with 10kW and
240pF to AGND
Large-Signal Output
Small-Signal Error
5V/div
Small-Signal Error
1 LSB/div
1 LSB/div
5V/div
Large-Signal Output
Code change: 1000h to 3000h
Output loaded with 10kW and
240pF to AGND
LDAC
LDAC
5V/div
5V/div
Time (10ms/div)
Time (10ms/div)
Figure 40.
Figure 41.
MAJOR CARRY GLITCH
MAJOR CARRY GLITCH
Code change: 1FFFh to 2000h
Output loaded with 10kW and
Code change: 2000h to 1FFFh
Output loaded with 10kW and
240pF to AGND
240pF to AGND
Integrated Glitch Energy (3.5nV-s)
VOUT
2mV/div
2mV/div
VOUT
Integrated Glitch Energy (0.5nV-s)
5V/div
5V/div
LDAC
LDAC
Time (2ms/div)
Time (2ms/div)
Figure 42.
Figure 43.
0.1Hz TO 10Hz NOISE
FOR MIDSCALE CODE
0.1Hz TO 10Hz NOISE
FOR MIDSCALE CODE
TA = +25°C
TA = +25°C
Gain = 4
Time (2s/div)
Time (2s/div)
Figure 44.
Figure 45.
22
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Dual-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +16.5V, AVSS = –16.5V, and gain = 6, unless otherwise noted.
OUTPUT NOISE SPECTRAL DENSITY
vs FREQUENCY
IOVDD SUPPLY CURRENT
vs LOGIC INPUT VOLTAGE
3.0
2.5
2.0
1.5
1.0
0.5
0
2000
1800
1600
1400
1200
1000
800
Code = 2000h
IOVDD Values are Shown
TA = +25°C
for Logic Level Change
on D0 to D13.
Gain = 6
Gain = 4
IOVDD = 5V
600
IOVDD = 2.7V
IOVDD = 1.8V
400
200
0
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
Logic Input Voltage (V)
1
10
100
1k
10k
100k
Frequency (Hz)
Figure 46.
Figure 47.
BIPOLAR ZERO ERROR PRODUCTION DISTRIBUTION
BIPOLAR ZERO ERROR PRODUCTION DISTRIBUTION
45
45
TA = +25°C
TA = +25°C
40
40
Gain = 6
Gain = 4
35
30
25
20
15
10
5
35
30
25
20
15
10
5
0
0
Bipolar Zero Error (LSB)
Bipolar Zero Error (LSB)
Figure 48.
Figure 49.
GAIN ERROR PRODUCTION DISTRIBUTION
GAIN ERROR PRODUCTION DISTRIBUTION
30
35
TA = +25°C
Gain = 6
TA = +25°C
Gain = 4
30
25
25
20
15
10
5
20
15
10
5
0
0
Gain Error (LSB)
Gain Error (LSB)
Figure 50.
Figure 51.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Single-Supply
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +25°C
TA = +25°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
DAC0
DAC4
DAC5
DAC6
DAC7
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
DAC1
DAC2
DAC3
0
2048
4096 6144
8192 10240 12288 14336 16384
0
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 52.
Figure 53.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +25°C
TA = +25°C
Gain = 4
Gain = 4
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
0
2048
4096 6144
8192 10240 12288 14336 16384
0
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 54.
Figure 55.
24
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Single-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = -40°C
TA = -40°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
0
0
0
2048
2048
2048
4096 6144
8192 10240 12288 14336 16384
0
0
0
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 56.
Figure 57.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +25°C
TA = +25°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
4096 6144
8192 10240 12288 14336 16384
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 58.
Figure 59.
LINEARITY ERROR
vs DIGITAL INPUT CODE
DIFFERENTIAL LINEARITY ERROR
vs DIGITAL INPUT CODE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
TA = +105°C
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
4096 6144
8192 10240 12288 14336 16384
2048
4096 6144
8192 10240 12288 14336 16384
Digital Input Code
Digital Input Code
Figure 60.
Figure 61.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Single-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
LINEARITY ERROR
vs TEMPERATURE
DIFFERENTIAL LINEARITY ERROR
vs TEMPERATURE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
INL Max
INL Min
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 62.
Figure 63.
LINEARITY ERROR
vs TEMPERATURE
DIFFERENTIAL LINEARITY ERROR
vs TEMPERATURE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
Gain = 4
Gain = 4
INL Max
INL Min
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 64.
Figure 65.
ZERO-SCALE ERROR
vs TEMPERATURE
ZERO-SCALE ERROR
vs TEMPERATURE
5
4
5
4
LSB = 1.83mV
Code = 0040h
LSB = 1.22mV
Code = 0040h
Gain = 4
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
DAC0
DAC1
DAC4
DAC5
DAC6
DAC7
DAC2
DAC3
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 66.
Figure 67.
26
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Single-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
GAIN ERROR
GAIN ERROR
vs TEMPERATURE
vs TEMPERATURE
5
4
5
4
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
LSB = 1.83mV
LSB = 1.22mV
Gain = 4
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
-55 -35 -15
5
25
45
65
85
105 125
-55 -35 -15
5
25
45
65
85
105 125
Temperature (°C)
Temperature (°C)
Figure 68.
Figure 69.
LINEARITY ERROR
vs AVDD
DIFFERENTIAL LINEARITY ERROR
vs AVDD
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
VREF = 2.048V
Gain = 4
VREF = 2.048V
Gain = 4
INL Max
INL Min
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
8
12
16
20
24
28
32
36
8
12
16
20
24
28
32
36
AVDD (V)
AVDD (V)
Figure 70.
LINEARITY ERROR
Figure 71.
DIFFERENTIAL LINEARITY ERROR
vs REFERENCE VOLTAGE
vs REFERENCE VOLTAGE
1.00
0.75
0.50
0.25
0
1.00
0.75
0.50
0.25
0
AVDD = +36V
AVDD = +36V
INL Max
INL Min
DNL Max
DNL Min
-0.25
-0.50
-0.75
-1.00
-0.25
-0.50
-0.75
-1.00
0
1
2
3
4
5
6
0
1
2
3
4
5
6
VREF (V)
VREF (V)
Figure 72.
Figure 73.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Single-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
ZERO-SCALE ERROR
vs AVDD
GAIN ERROR
vs AVDD
5
4
5
4
VREF = 2.048V
Code = 0040h
Gain = 4
VREF = 2.048V
Gain = 4
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC4
DAC5
DAC6
DAC7
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
DAC1
DAC2
DAC3
8
12
16
20
24
28
32
36
8
12
16
20
24
28
32
36
AVDD (V)
AVDD (V)
Figure 74.
Figure 75.
ZERO-SCALE ERROR
ZERO-SCALE ERROR
vs REFERENCE VOLTAGE
vs REFERENCE VOLTAGE
5
5
AVDD = 36V
AVDD = 36V
Code = 0040h
Gain = 4
4
3
4
3
Code = 0040h
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC1
DAC4
DAC5
DAC6
DAC7
DAC0
DAC1
DAC4
DAC5
DAC6
DAC7
DAC2
DAC3
DAC2
DAC3
0
1
2
3
4
5
6
0
1
2
3
4
5
6
VREF (V)
VREF (V)
Figure 76.
Figure 77.
GAIN ERROR
vs REFERENCE VOLTAGE
GAIN ERROR
vs REFERENCE VOLTAGE
5
4
5
4
DAC0
DAC1
DAC2
DAC3
DAC4
DAC5
DAC6
DAC7
AVDD = +36V
AVDD = +36V
Gain = 4
3
3
2
2
1
1
0
0
-1
-2
-3
-4
-5
-1
-2
-3
-4
-5
DAC0
DAC4
DAC5
DAC6
DAC7
DAC1
DAC2
DAC3
0
1
2
3
4
5
6
0
1
2
3
4
5
6
VREF (V)
VREF (V)
Figure 78.
Figure 79.
28
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Single-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
QUIESCENT CURRENT
vs TEMPERATURE
QUIESCENT CURRENT
vs DIGITAL INPUT CODE
8
7
6
5
4
3
2
1
0
8
7
6
5
4
3
2
1
0
Code = 2000h
-55 -35 -15
5
25
45
65
85
105 125
0
2048
4096 6144
8192 10240 12288 14336 16384
Temperature (°C)
Digital Input Code
Figure 80.
Figure 81.
QUIESCENT CURRENT
vs REFERENCE VOLTAGE
8
AVDD = 36V
Code = 2000h
7
6
5
4
3
2
1
0
0
1
2
3
4
5
6
VREF (V)
Figure 82.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS: Single-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
SETTLING TIME
SETTLING TIME
0V TO 30V TRANSITION
30V TO 0V TRANSITION
Large-Signal Output
5V/div
Code change: 3FFFh to 0040h
Output loaded with 10kW and
240pF to AGND
Small-Signal Error
1 LSB/div
Small-Signal Error
1 LSB/div
Code change: 0040h to 3FFFh
Output loaded with 10kW and
Large-Signal Output
LDAC
5V/div
5V/div
5V/div
240pF to AGND
LDAC
Time (10ms/div)
Time (10ms/div)
Figure 83.
Figure 84.
SETTLING TIME
SETTLING TIME
1/4 TO 3/4 FULL-SCALE TRANSITION
3/4 TO 1/4 FULL-SCALE TRANSITION
Code change: 3000h to 1000h
Output loaded with 10kW and
240pF to AGND
Large-Signal Output
Small-Signal Error
5V/div
Small-Signal Error
1 LSB/div
5V/div
1 LSB/div
Large-Signal Output
Code change: 1000h to 3000h
Output loaded with 10kW and
240pF to AGND
LDAC
LDAC
5V/div
5V/div
Time (10ms/div)
Time (10ms/div)
Figure 85.
Figure 86.
MAJOR CARRY GLITCH
MAJOR CARRY GLITCH
Code change: 2000h to 1FFFh
Output loaded with 10kW and
240pF to AGND
VOUT
Integrated Glitch Energy (2.45nV-s)
2mV/div
Integrated Glitch Energy (3nV-s)
2mV/div
VOUT
Code change: 1FFFh to 2000h
Output loaded with 10kW and
240pF to AGND
LDAC
LDAC
5V/div
5V/div
Time (2ms/div)
Time (2ms/div)
Figure 87.
Figure 88.
30
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS: Single-Supply (continued)
At TA = +25°C, VREF = +5V, AVDD = +32V, and gain = 6, unless otherwise noted.
OUTPUT VOLTAGE
OUTPUT VOLTAGE
vs SINK CURRENT CAPABILITY
vs SOURCE CURRENT CAPABILITY
2.5
2.0
1.5
1.0
0.5
0
30.5
30.0
29.5
29.0
28.5
28.0
27.5
3FFFh
3FC0h
3F80h
0200h
0100h
0080h
3F00h
3E00h
Operation Near AGND Rail
Operation Near AVDD Rail
0040h
0000h
-0.5
-10 -9
-8
-7
-6
-5
-4
-3
-2
-1
0
0
1
2
3
4
5
6
7
8
9
10
ISINK (mA)
ISOURCE (mA)
Figure 89.
Figure 90.
ZERO-SCALE ERROR PRODUCTION DISTRIBUTION
ZERO-SCALE ERROR PRODUCTION DISTRIBUTION
25
35
TA = +25°C
TA = +25°C
Code = 0040h
Gain = 4
Code = 0040h
30
25
Gain = 6
20
15
10
5
20
15
10
5
0
0
Zero-Scale Error (LSB)
Zero-Scale Error (LSB)
Figure 91.
Figure 92.
GAIN ERROR PRODUCTION DISTRIBUTION
GAIN ERROR PRODUCTION DISTRIBUTION
25
20
15
10
5
35
TA = +25°C
Gain = 6
TA = +25°C
Gain = 4
30
25
20
15
10
5
0
0
Gain Error (LSB)
Gain Error (LSB)
Figure 93.
Figure 94.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
31
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
THEORY OF OPERATION
GENERAL DESCRIPTION
The DAC8228 contains eight DAC channels and eight output amplifiers in a single package. Each channel
consists of a resistor-string DAC followed by an output buffer amplifier. The resistor-string section is simply a
string of resistors, each with a value of R, from REF to AGND, as shown in Figure 95. This type of architecture
provides DAC monotonicity. The 14-bit binary digital code loaded to the DAC register determines at which node
on the string the voltage is tapped off before being fed into the output amplifier. The output amplifier multiplies
the DAC output voltage by a gain of six or four. The output span is 9V with a 1.5V reference, 18V with a 3V
reference, and 30V for a 5V reference when using dual power supplies of ±16.5V and a gain of 6.
REF
R
R
To Output
Amplifier
R
R
R
Figure 95. Resistor String
CHANNEL GROUPS
The eight DAC channels and two Offset DACs are arranged into two groups (A and B) with four channels and
one Offset DAC per group. Group A consists of DAC-0, DAC-1, DAC-2, DAC-3, and Offset DAC-A. Group B
consists of DAC-4, DAC-5, DAC-6, DAC-7, and Offset DAC-B. Group A derives its reference voltage from
REF-A, and Group B derives its reference voltage from REF-B.
32
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
USER-CALIBRATION FOR ZERO ERROR AND GAIN ERROR
The DAC8228 implements a digital user-calibration function that allows for trimming gain and zero errors on the
entire signal chain. This function can eliminate the need for external adjustment circuits. Each DAC channel has
a Zero Register and Gain Register. Using the correction engine, the data from the Input Data Register are
operated on by a digital adder and multiplier controlled by the contents of Zero and Gain registers, respectively.
The calibrated DAC data are then stored in the DAC Data Register where they are finally transferred into the
DAC latch and set the DAC output. Each time the data are written to the Input Data Register (or to the Gain or
Zero registers), the data in the Input Data Register are corrected, and the results automatically transferred to
DAC Data Register.
The range of the gain adjustment coefficient is 0.5 to 1.5. The range of the zero adjustment is –8192 LSB to
+8191 LSB, or ±50% of full scale.
There is only one correction engine in the DAC8228, which is shared among all channels. Each channel has an
individual busy flag (BF-x) in the Busy Flag register. When the channel is accessed, the respective BF-x bit is set
if either the Input Data Register, Zero Register, or Gain Register are written to. When the DAC data are adjusted
by the correction engine and transferred into DAC Data Register, the BF-x bit is cleared. It takes approximately
500ns per channel for the correction to complete.
The correction engine calibrates the individual channels according to priority. DAC-0 has the highest priority,
while DAC-7 has the lowest. Correction of lower-priority channels is not performed until correction of
higher-priority channels completes. Repeatedly accessing higher-priority channels may block the correction of
lower-priority channels. Table 1 lists the correction engine channel priority.
Table 1. Correction Engine Priority
CHANNEL
DAC-0
DAC-1
DAC-2
DAC-3
DAC-4
DAC-5
DAC-6
DAC-7
PRIORITY
1 (highest)
2
3
4
5
6
7
8 (lowest)
The device also provides a global busy flag (GBF) and a logic output from the BUSY pin to indicate the
correction engine status. When the correction engine is running, the GBF bit is set ('1'), and the BUSY pin is low.
When the engine stops, GBF is cleared ('0'), and the BUSY pin goes high (or Hi-Z if no pull-up resistor is used).
Note that when the correction engine is disabled, the GBF bit is always cleared, and the BUSY pin is always in a
Hi-Z state.
To avoid any potential conflicts caused by the correction process, the input data must be written properly. Either
one of the following approaches can be used to update the DAC Input Data Register, Zero Register, or Gain
Register:
1. Writing to any channel when the BUSY pin is high or when the GBF bit = '0'.
2. Writing to an individual channel when the corresponding BF-x bit = '0'.
3. Tracking the correction time. It takes approximately 500ns to correct one channel for each input data, zero or
gain change.
The individual channel can be rewritten only if the corrections are completed for that channel and for all other
channels that have higher priority. For example, if DAC-0, DAC-1, and DAC-2 are written to first, and then DAC-1
is written to again, the second writing to DAC-1 is not permitted until the correction of the first DAC-1 writing is
complete (that is, approximately 1000ns after writing to DAC-0, or 500ns after the first writing to DAC-1).
However, if writing to DAC-0, DAC-1, DAC-2, and then DAC-2 again, the second writing of DAC-2 is prohibited
until the correction for the first writing to DAC-2 is complete (that is, approximately 1500ns after writing to DAC-0,
or 500ns after the first writing to DAC-2).
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
33
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
If the user-calibration function is not needed, the correction engine can be turned off to speed up the device.
Setting the SCE bit in the Configuration Register to '0' turns off the correction engine. Setting SCE to '1' enables
the correction engine. When SCE = '0' (default), the data are directly transferred to the DAC Data Register. In
this case, writing to the Gain Register or Zero Register updates the Gain and Zero registers but does not start a
math engine calculation. Reading these registers returns the written values.
ANALOG OUTPUTS (VOUT-0 to VOUT-7, with reference to the ground of REF-x)
When the correction engine is off (SCE = '0'):
INPUT_CODE
16384
OFFSETDAC_CODE
16384
VOUT
=
VREF ´ Gain ´
- VREF ´ (Gain - 1) ´
(1)
(2)
BLANKSPACE
When the correction engine is on (SCE = '1'):
DAC_DATA_CODE
OFFSETDAC_CODE
VOUT
=
VREF ´ Gain ´
- VREF ´ (Gain - 1) ´
16384
16384
BLANKSPACE
Where:
INPUT_CODE ´ (USER_GAIN + 213)
DAC_DATA_CODE =
+ USER_ZERO
214
Gain = the DAC gain defined by the GAIN bit in the Configuration Register.
INPUT_CODE = the data written into the Input Data Register.
OFFSETDAC_CODE = the data written into the Offset DAC Register.
USER_GAIN = the code of the Gain Register.
USER_ZERO = the code of the Zero Register.
For single-supply operation, the OFFSET-A pin must be connected to the AGND-A pin and the OFFSET-B pin
must be connected to the AGND-B pin. Offset DAC-A and Offset DAC-B are in a power-down state.
For dual-supply operation, the OFFSET-A and OFFSET-B default code for a gain of 6 is 9830 with a ±3 LSB
variation, depending on the linearity of the Offset DACs. The default code for a gain of 4 is 10923 with a ±3 LSB
variation. The default code of OFFSET-A and OFFSET-B are independently factory trimmed for both gains of 6
and 4.
The power-on default value of the Gain Register is 8192, and the default value of the Zero Register is '0'. The
DAC input registers are set to a default value of 0000h.
Note that the maximum output voltage must not be greater than (AVDD – 0.5V) and the minimum output voltage
must not be less than (AVSS + 0.5V); otherwise, the output may be saturated.
34
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
INPUT DATA FORMAT
The USB/BTC pin defines the input data format and the Offset DAC format. When this pin connects to DGND,
the Input DAC data and Offset DAC data are straight binary, as shown in Table 2 and Table 4. When this pin is
connected to IOVDD, the Input DAC data and Offset DAC data are twos complement, as shown in Table 3 and
Table 5.
Table 2. Bipolar Output vs Straight Binary Code Using Dual Power Supplies with Gain = 6
USB CODE
3FFFh
••• •••
NOMINAL OUTPUT
+3 × VREF × (8191/8192)
••• •••
DESCRIPTION
+Full-Scale – 1 LSB
••• •••
2001h
2000h
1FFFh
••• •••
+3 × VREF × (1/8192)
0
+1 LSB
Zero
–3 × VREF × (1/8192)
••• •••
–1 LSB
••• •••
0000h
–3 × VREF × (8192/8192)
–Full-Scale
Table 3. Bipolar Output vs Twos Complement Code Using Dual Power Supplies with Gain = 6
BTC CODE
1FFFh
••• •••
NOMINAL OUTPUT
+3 × VREF × (8191/8192)
••• •••
DESCRIPTION
+Full-Scale – 1 LSB
••• •••
0001h
0000h
3FFFh
••• •••
+3 × VREF × (1/8192)
0
+1 LSB
Zero
–3 × VREF × (1/8192)
••• •••
–1 LSB
••• •••
2000h
–3 × VREF × (8192/8192)
–Full-Scale
Table 4. Unipolar Output vs Straight Binary Code Using Single Power Supply with Gain = 6
USB CODE
3FFFh
••• •••
NOMINAL OUTPUT
+6 × VREF × (16383/16384)
••• •••
DESCRIPTION
+Full-Scale – 1 LSB
••• •••
2001h
2000h
1FFFh
••• •••
+6 × VREF × (8193/16384)
+6 × VREF × (8192/16384)
+6 × VREF × (8191/16384)
••• •••
Midscale + 1 LSB
Midscale
Midscale – 1 LSB
••• •••
0000h
0
0
Table 5. Unipolar Output vs Twos Complement Code Using Single Power Supply with Gain = 6
BTC CODE
1FFFh
••• •••
NOMINAL OUTPUT
+6 × VREF × (16383/16384)
••• •••
DESCRIPTION
+Full-Scale – 1 LSB
••• •••
0001h
0000h
3FFFh
••• •••
+6 × VREF × (8193/16384)
+6 × VREF × (8192/16384)
+6 × VREF × (8191/16384)
••• •••
Midscale + 1 LSB
Midscale
Midscale – 1 LSB
••• •••
2000h
0
0
The data written to the Gain Register are always in straight binary, data to the Zero Register are in twos
complement, and data to all other control registers are as specified in the definitions, regardless of the USB/BTC
pin status.
In reading operation, the read-back data are in the same format as written.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
OFFSET DACS
There are two 14-bit Offset DACs: one for Group A, and one for Group B. The Offset DACs allow the entire
output curve of the associated DAC groups to be shifted by introducing a programmable offset. This offset allows
for asymmetric bipolar operation of the DACs or unipolar operation with bipolar supplies. Thus, subject to the
limitations of headroom, it is possible to set the output range of Group A and/or Group B to be unipolar positive,
unipolar negative, symmetrical bipolar, or asymmetrical bipolar, as shown in Table 6 and Table 7. Increasing the
digital input codes for the offset DAC shifts the outputs of the associated channels in the negative direction. The
default codes for the Offset DACs in the DAC8228 are factory trimmed to provide optimal offset and gain
performance for the default output range and span of symmetric bipolar operation. When the output range is
adjusted by changing the value of the Offset DAC, an extra offset is introduced as a result of the linearity and
offset errors of the Offset DAC. Therefore, the actual shift in the output span may vary slightly from the ideal
calculations. For optimal offset and gain performance in the default symmetric bipolar operation, the Offset DAC
input codes should not be changed from the default power-on values. The allowed maximum offset depends on
the reference and the power supply. If INPUT_CODE from Equation 1 or DAC_DATA_CODE from Equation 2 is
set to 0, then these equations simplify to Equation 3:
OFFSETDAC_CODE
VOUT = -VREF ´ (Gain - 1) ´
16384
(3)
This equation shows the transfer function of the Offset DAC to the output of the DAC channels. In any case, the
analog output must not go beyond the specified range shown in the Analog Outputs section. After power-on or
reset, the Offset DAC is set to the value defined by the selected data format and the selected analog output
voltage. If the DAC gain setting is changed, the offset DAC code is reset to the default value corresponding to
the new DAC gain setting. Refer to the Power-On Reset and Hardware Reset sections for details.
For single-supply operation (AVSS = 0V), the Offset DAC is turned off, and the output amplifier is in a Hi-Z state.
The OFFSET-x pin must be connected to the AGND-x pin through a low-impedance connection. For dual-supply
operation, this pin provides the output of the Offset DAC. The OFFSET-x pin is not intended to drive an external
load. See Figure 96 for the internal Offset DAC and output amplifier configuration.
Table 6. Example of Offset DAC Codes and Output Ranges with Gain = 6 and VREF = 5V
OFFSET DAC
CODE
OFFSET DAC
VOLTAGE
DAC CHANNELS MFS
VOLTAGE
DAC CHANNELS PFS
VOLTAGE
2666h(1)
0000h
3FFFh
199Ah
3333h
3.0V
0V
–15V
0V
+15V – 1 LSB
+30V – 1 LSB
+5V – 1 LSB
+20V – 1 LSB
+10V – 1 LSB
~5.0V
~2.0V
~4.0V
–25V
–10V
–20V
(1) This is the default code for symmetric bipolar operation; actual codes may vary ±3 LSB. Codes are in straight binary format.
Table 7. Example of Offset DAC Codes and Output Ranges with Gain = 4 and VREF = 5V
OFFSET DAC
CODE
OFFSET DAC
VOLTAGE
DAC CHANNELS MFS
VOLTAGE
DAC CHANNELS PFS
VOLTAGE
2AABh(1)
0000h
3FFFh
1555h
2000h
3555h
~3.33333V
0V
–10V
0V
+10V – 1 LSB
+20V – 1 LSB
+5V – 1 LSB
~5.0V
–15V
–5V
~1.666V
2.5V
+15V – 1 LSB
+12.5V – 1 LSB
+7.5V – 1 LSB
–7.5V
–12.5V
~4.1666V
(1) This is the default code for symmetric bipolar operation; actual codes may vary ±3 LSB. Codes are in straight binary format.
36
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
VOUT = GAIN x V1 - (GAIN - 1) x VOFF
V1
DAC
Channel
VOUT
AGND-x
VOFF
Offset
DAC
OFFSET
Figure 96. Output Amplifier and Offset DAC
OUTPUT AMPLIFIERS
The output amplifiers can swing to 0.5V below the positive supply and 0.5V above the negative supply. This
condition limits how much the output can be offset for a given reference voltage. The maximum range of the
output for ±17V power and a +5.5V reference is –16.5V to +16.5V for gain = 6.
Each output amplifier is implemented with individual over-current protection. The amplifier is clamped at 10mA,
even if the output current goes over 10mA.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
37
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
GENERAL-PURPOSE INPUT/OUTPUT PIN (GPIO)
The GPIO pin is a general-purpose, bidirectional, digital input/output, as shown in Figure 97. When the GPIO pin
acts as an output, the pin status is determined by the corresponding GPIO bit in the GPIO Register. The pin
output is high-impedance when the GPIO bit is set to '1', and is logic low when the GPIO bit is cleared to '0'.
Note that a pull-up resistor to IOVDD is required when using the GPIO pin as an output. When the GPIO pin acts
as an input, the digital value on the pin is acquired by reading the GPIO bit. After power-on reset, or any forced
hardware or software reset, the GPIO bit is set to '1', and is in a high-impedance state. If not used, the GPIO pin
must be tied to either DGND or to IOVDD through a pull-up resistor. Leaving the GPIO pin floating can cause high
IOVDD supply currents.
+IOVDD
GPIO
Enable
Bit GPIO (when writing)
Bit GPIO (when reading)
Figure 97. GPIO Pin
BUSY Pin
The BUSY pin is an open-drain output. When the correction engine runs, the GBF bit in the Configuration
Register is set and the BUSY pin is low. When multiple DAC8228 devices may be used in one system, the BUSY
pins can be tied together. When each device has finished updating the DAC Data Register, the respective BUSY
pin is released. If another device has not finished updating the DAC Data Register, it will hold BUSY low. This
configuration is useful when it is required that no DAC in any device is updated until all other DACs are ready.
ANALOG OUTPUT PIN (CLR)
The CLR pin is an active low input that should be high for normal operation. When this pin is in logic '0', all VOUT
outputs connect to AGND-x through internal 15kΩ resistors and are cleared to 0 V, and the output buffer is in a
Hi-Z state. While CLR is low, all LDAC pulses are ignored. When CLR is taken high again while the LDAC is
high, the DAC outputs remain cleared until LDAC is taken low. However, if LDAC is tied low, taking CLR back to
high sets the DAC output to the level defined by the value of the DAC latch. The contents of the Zero Registers,
Gain Registers, Input Data Registers, DAC Data Registers, and DAC latches are not affected by taking CLR low.
38
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
POWER-ON RESET
The DAC8228 contains a power-on reset circuit that controls the output during power-on and power down. This
feature is useful in applications where the known state of the DAC output during power-on is important. The
Offset DAC Registers, DAC Data Registers, and DAC latches are loaded with the value defined by the RSTSEL
pin, as shown in Table 8. The Gain Registers and Zero Registers are loaded with default values. The Input Data
Register is reset to 0000h, independent of the RSTSEL state.
Table 8. Bipolar Output Reset Values for Dual Power-Supply Operation
VALUE OF DAC
DATA REGISTER
AND DAC LATCH
VALUE OF OFFSET
DAC REGISTER
FOR GAIN = 6(1)
RSTSEL PIN
DGND
USB/BTC PIN
DGND
INPUT FORMAT
Straight Binary
VOUT
–Full-Scale
0 V
0000h
2000h
2000h
0000h
2666h
2666h
0666h
0666h
IOVDD
DGND
Straight Binary
DGND
IOVDD
Twos Complement
Twos Complement
–Full-Scale
0 V
IOVDD
IOVDD
(1) Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may vary
no more than ±3 LSB from the nominal number listed in this table.
In single-supply operation, the Offset DAC is turned off and the output is unipolar. The power-on reset is defined
as shown in Table 9.
Table 9. Unipolar Output Reset Values for Single Power-Supply Operation
VALUE OF DAC DATA
REGISTER AND DAC
RSTSEL PIN
DGND
USB/BTC PIN
DGND
INPUT FORMAT
Straight Binary
LATCH
0000h
2000h
2000h
0000h
VOUT
0 V
IOVDD
DGND
Straight Binary
Midscale
0 V
DGND
IOVDD
Twos Complement
Twos Complement
IOVDD
IOVDD
Midscale
HARDWARE RESET
When the RST pin is low, the device is in hardware reset. All the analog outputs (VOUT-0 to VOUT-7), the DAC
registers, and the DAC latches are set to the reset values defined by the RSTSEL pin as shown in Table 8 and
Table 9. In addition, the Gain and Zero registers are loaded with default values, communication is disabled, and
the signals on R/W, CS , [D0:D13], and [A0:A4] are ignored (note that [D0:D13] are in a high-impedance state).
The Input Data Register is reset to 0000h, independent of the RSTSEL state. On the rising edge of RST, the
analog outputs (VOUT-0 to VOUT-7) maintain the reset value as defined by the RSTSEL pin until a new value is
programmed. After RST goes high, the parallel interface returns to normal operation. CS must be set to a logic
high whenever RST is used.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
UPDATING THE DAC OUTPUTS
Depending on the status of both CS and LDAC, and after data have been transferred into the DAC Data
registers, the DAC outputs can be updated either in asynchronous mode or synchronous mode. This update
mode is established at power-on. If asynchronous mode is desired, the LDAC pin must be permanently tied low
before power is applied to the device. If synchronous mode is desired, LDAC must be logic high before and
during power-on.
The DAC8228 updates a DAC latch only if it has been accessed since the last time LDAC was brought low or if
the LD bit is set to '1', thereby eliminating any unnecessary glitch. Any DAC channels that were not accessed are
not loaded again. When the DAC latch is updated, the corresponding output changes to the new level
immediately.
Asynchronous Mode
In this mode, the LDAC pin is set low at power-up. This action places the DAC8228 into Asynchronous mode,
and the LD bit and LDAC signal are ignored. When the correction engine is off (SCE bit = '0'), the DAC Data
Registers and DAC latches are updated immediately when CS goes high. When the correction engine is on (SCE
bit = '1'), each DAC latch is updated individually when the correction engine updates the corresponding DAC
Data Register.
Synchronous Mode
To activate this mode, take LDAC low or set the LD bit to '1' after CS goes high. If LDAC goes low or if the LD bit
is set to '1' when SCE = '0', all DAC latches are updated simultaneously. If LDAC goes low or if the LD bit is set
to '1' when SCE = '1' and the BUSY pin is high (GBF bit = '0'), all DAC latches are updated simultaneously. If
LDAC goes low or the LD bit is set to '1' when SCE = '1' and the BUSY pin is low (GBF bit = '1'), the DAC
latches are not updated immediately because the correction engine is still running. Instead, all DAC latches are
updated simultaneously when the GBF bit is cleared to '0'. At that time, the correction engine is finished.
In this mode, when LDAC stays high, the DAC latch is not updated; therefore, the DAC output does not change.
The DAC latch is updated by taking LDAC low (or by setting the LD bit in the Configuration Register to '1') any
time after the delay of t15 from the rising edge of CS (when the correction engine is disabled), or after the delay
of t18 from the rising edge of BUSY (when the correction engine is enabled). If the timing requirement of t15 or t18
is not satisfied, invalid data are loaded. Refer to the Timing Diagrams and the Configuration Register (Table 11)
for details.
40
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
MONITOR OUTPUT PIN (VMON
)
The VMON pin is the channel monitor output. It monitors either of the DAC outputs, offset DAC outputs, or
reference buffer outputs. The channel monitor function consists of an analog multiplexer addressed via the
parallel interface, allowing any channel output, reference buffer output, or offset DAC output to be routed to the
VMON pin for monitoring using an external ADC. The monitor function is controlled by the Monitor Register, which
allows the monitor output to be enabled or disabled. When disabled, the monitor output is high-impedance;
therefore, several monitor outputs may be connected in parallel with only one enabled at a time.
Note that the multiplexer is implemented as a series of analog switches. Care should be taken to ensure the
maximum current from the VMON pin must not be greater than the given specification because this could
conceivably cause a large amount of current to flow from the input of the multiplexer (that is, from VOUT-X) to the
output of the multiplexer (VMON). Refer to the Monitor Register section and Table 12 for more details.
POWER-DOWN MODE
The DAC8228 is implemented with a power-down function to reduce power consumption. Either the entire device
or each individual group can be put into power-down mode. If the proper power-down bit (PD-x) in the
Configuration Register is set to '1', the individual group is put into power down mode. During power-down mode,
the analog outputs (VOUT-0 to VOUT-7) connect to AGND-X through an internal 15kΩ resistor, and the output
buffer is in Hi-Z status. When the entire device is in power-down, the bus interface remains active in order to
continue communication and receive commands from the host controller, but all other circuits are powered down.
The host controller can wake the device from power-down mode and return to normal operation by clearing the
PD-x bit; it takes 200μs or less for recovery to complete.
POWER-ON RESET SEQUENCING
The DAC8228 permanently latches the status of some of the digital pins at power-on. These digital levels should
be well-defined before or while the digital supply voltages are applied. Therefore, it is advised to have a pull up
resistor to IOVDD or DGND for the digital initialization pins (LDAC, CLR, RST, CS, and RSTSEL) to ensure that
these levels are set correctly while the digital supplies are raised.
For proper power-on initialization of the device, IOVDD and the digital pins must be applied before or at the same
time as DVDD. If possible, it is preferred that IOVDD and DVDD can be connected together in order to simplify the
supply sequencing requirements. Pull-up resistors should go to either supply. AVDD should be applied after the
digital supplies (IOVDD and DVDD) and digital initialization pins (LDAC, CLR, RST, CS, and RSTSEL). AVSS can
be applied at the same time as or after AVDD. The REF-x pins must be applied last.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
41
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
PARALLEL INTERFACE
The DAC8228 interfaces with microprocessors using a 14-bit data bus. The interface is double-buffered, allowing
simultaneous updating of all DACs. Each DAC has an input data register, DAC data register, user-calibration
zero register, user-calibration gain register, and DAC latch. When user calibration is enabled, the input data
register receives data from the data bus, the DAC Data Register stores the data after internal calibration, and the
DAC latch sets the analog output level. When user calibration is disabled (default), the DAC Data Register stores
data from the data bus, and the DAC latch sets the analog output level. Five address lines (A0:A4) select which
DAC or auxiliary register is addressed. Table 10 shows the register map.
Table 10. Register Map
ADDRESS BITS
DATA BITS
D7 D6
A4 A3 A2 A1 A0 D13
D12
D11
D10
D9
D8
D5
D4
D3
D2
D1:D0
REGISTER
Configuration
Register
0
0
0
0
0
0
0
0
0
1
A/B
LD
RST
PD-A PD-B
SCE
GBF GAIN-A GAIN-B
Don't Care(1)
Ref
Ref
DAC- DAC- DAC- DAC- DAC- DAC- DAC-
7
Offset
DAC-A DAC-B
Offset
Don't
DAC-0
Buffer Buffer
Monitor Register
6
5
4
3
2
1
Care(1)
-A
-B
0
0
0
0
0
0
1
1
0
1
GPIO
Don't Care(1)
GPIO Register
Offset DAC-A
Data Register
D13:D0, default = 9830 (2666h)
D13:D0 , default = 9830 (2666h)
Offset DAC-B
Data Register
0
0
0
0
1
1
0
0
0
1
Busy Flag
Register
BF-7
BF-6
BF-5
BF-4
BF-3
BF-2
BF-1
BF-0
Don't Care(1)
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
1
1
0
0
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
1
0
1
0
1
0
1
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Reserved(2)
Reserved(2)
DB13:DB0
DB13:DB0
DB13:DB0
DB13:DB0
DB13:DB0
DB13:DB0
DB13:DB0
DB13:DB0
Reserved
Reserved
DAC-0
DAC-1
DAC-2
DAC-3
DAC-4
DAC-5
DAC-6
DAC-7
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Z13:Z0, default = 0 (0000h), twos complement
G13:G0, default = 8192 (2000h), straight binary
Zero Register-0
Gain Register-0
Zero Register-1
Gain Register-1
Zero Register-2
Gain Register-2
Zero Register-3
Gain Register-3
Zero Register-4
Gain Register-4
Zero Register-5
Gain Register-5
Zero Register-6
Gain Register-6
Zero Register-7
Gain Register-7
(1) Writing to a Don't Care bit has no effect; reading the bit returns '0'.
(2) Writing to a reserved bit has no effect; reading the bit returns '0'.
42
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
INTERNAL REGISTERS
The DAC8228 internal registers consist of the Configuration Register, the Monitor Register, the DAC Input Data
Registers, the Zero Registers, the Gain Registers, the DAC Data Registers, and the Busy Flag Register, and are
described in the following section.
The Configuration Register specifies which actions are performed by the device. Table 11 shows the details.
Table 11. Configuration Register (Default = 2000h)
DEFAULT
BIT
NAME
VALUE
DESCRIPTION
A/B bit.
When A/B = '0', reading DAC-x returns the value in the Input Data Register.
D13
A/B
1
When A/B = '1', reading DAC-x returns the value in the DAC Data Register.
When the correction engine is enabled, the data returned from the Input Data Register are the original data written to the
bus, and the value in the DAC Data Register is the corrected data.
Synchronously update DAC bits.
When LDAC is tied high, setting LD = '1' at any time after the write operation and the correction process complete
synchronously updates all DAC latches with the content of the corresponding DAC Data Register, and sets VOUT to a new
level. The DAC8228 updates the DAC latch only if it has been accessed since the last time LDAC was brought low or the
LD bit was set to '1', thereby eliminating unnecessary glitch. Any DACs that were not accessed are not reloaded. After
updating, the bit returns to '0'. When the LDAC pin is tied low, this bit is ignored. When the correction engine is off, the LD
bit can be issued any time after the write operation is finished, and the DAC latch is immediately updated when CS goes
high.
D12
LD
0
Software reset bit.
D11
D10
RST
0
0
Set the RST bit to '1' to reset the device; functions the same as a hardware reset. After reset completes, the RST bit
returns to '0'.
Power-down bit for Group A.
Setting the PD-A bit to '1' places Group A (DAC-0, DAC-1, DAC-2, and DAC-3) into power-down mode. All output buffers
are in Hi-Z and all analog outputs (VOUT-X) connect to AGND-A through an internal 15kΩ resistor.
Setting the PD-A bit to '0' returns group A to normal operation.
PD-A
Power-down bit for Group B.
Setting the PD-B bit to '1' places Group B (DAC-4, DAC-5, DAC-6, and DAC-7) into power-down operation. All output
buffers are in Hi-Z and all analog outputs (VOUT-X) connect to AGND-B through an internal 15kΩ resistor.
Setting the PD-B bit to '0' returns group B to normal operation.
D9
D8
PD-B
SCE
0
0
System-calibration enable bit.
Set the SCE bit to '1' to enable the correction engine. When the engine is enabled, the input data are adjusted by the
correction engine according to the contents of the corresponding Gain Register and Zero Register. The results are
transferred to the corresponding DAC Data Register, and finally loaded into the DAC latch, which sets the VOUT-x pin
output level.
Set the SCE bit to '0' to turn off the correction engine. When the engine is turned off, the input data are transferred to the
corresponding DAC Data Register, and then loaded into the DAC latch, which sets the output voltage. Refer to the User
Calibration for Zero-Code Error and Gain Error section for details.
Global correction engine busy flag.
D7
(Read
Only)
GBF = '1' when the correction engine is running, indicating that at least one channel has not been corrected.
GBF = 0' 'when the correction engine stops, indicating that no more correction is needed.
When the SCE bit = '0', GBF is always cleared ('0').
GBF
0
0
Gain bit for Group A (DAC-0, DAC-1, DAC-2, and DAC-3).
Set the GAIN-A bit to '0' for an output span = 6 × REF-A.
Set the GAIN-A bit to '1' for an output span = 4 × REF-A.
Updating this bit to a new value automatically resets the Offset DAC-A Register to its factory-trimmed value for the new
gain setting.
D6
GAIN-A
Gain bit for Group B (DAC-4, DAC-5, DAC-6, and DAC-7).
Set the GAIN-B bit to '0' for an output span = 6 × REF-B.
Set the GAIN-B bit to '1' for an output span = 4 × REF-B.
Updating this bit to a new value automatically resets the Offset DAC-B Register to its factory-trimmed value for the new
gain setting.
D5
GAIN-B
—
0
0
D4:D0
Don't care. Writing to these bits has no effect; reading these bits returns '0'.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
43
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
Monitor Register (default = 0000h).
The Monitor Register selects one of the DAC outputs, reference buffer outputs, or offset DAC outputs to be
monitored through the VMON pin. Only one bit at a time can be set to '1'. When bits [D13:D2] = '0', the monitor is
disabled and VMON is in a Hi-Z state.
Note that if any value is written other than those specified in Table 12, the Monitor Register stores the invalid
value; however, the VMON pin is forced into a Hi-Z state.
Table 12. Monitor Register (Default = 0000h)
D13 D12 D11 D10
D9
0
0
0
0
0
0
0
1
0
0
0
0
0
D8
0
0
0
0
0
0
1
0
0
0
0
0
0
D7
0
0
0
0
0
1
0
0
0
0
0
0
0
D6
0
0
0
0
1
0
0
0
0
0
0
0
0
D5
0
0
0
1
0
0
0
0
0
0
0
0
0
D4
0
0
1
0
0
0
0
0
0
0
0
0
0
D3
0
1
0
0
0
0
0
0
0
0
0
0
0
D2
1
0
0
0
0
0
0
0
0
0
0
0
0
D1:D0
X(1)
VMON CONNECTS TO
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
Reference buffer B output
X
Reference buffer A output
X
Offset DAC B output
X
Offset DAC A output
X
DAC-0
X
DAC-1
X
DAC-2
X
DAC-4
X
DAC-4
X
DAC-5
DAC-6
X
X
DAC-7
X
Monitor function disabled, Hi-Z (default)
Monitor function disabled, Hi-Z
All other codes
(1) X = don't care. Writing to this bit has no effect; reading the bit returns '0'.
Input Data Register for DAC-n (where n = 0 to 7). Default = 0000h.
This register stores the DAC data written to the device when the SCE bit = '1'. When the SCE bit = '0' (default),
the DAC Data Register stores the DAC data written to the device. When the data are loaded into the
corresponding DAC latch, the DAC output changes to the new level defined by the DAC data. The default value
after power-on or reset is 0000h.
Table 13. DAC-n(1) Input Data Register
MSB
D13
LSB
D0
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
DB13(2)
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
(1) n = 0, 1, 2, 3, 4, 5, 6, or 7.
(2) DB13:DB0 are the DAC data bits
44
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
Zero Register n (where n = 0 to 7). Default = 0000h.
The Zero Register stores the user-calibration data that are used to eliminate the offset error, as shown in
Table 14. The data are 14 bits wide, 1 LSB/step, and the total adjustment is –8192 LSB to +8191 LSB, or ±50%
of full-scale range. The Zero Register uses a twos complement data format.
Table 14. Zero Register
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Z13
Z12
Z11
Z10
Z9
Z8
Z7
Z6
Z5
Z4
Z3
Z2
Z1
Z0
Z13:Z0—OFFSET BITS
1FFFh
ZERO ADJUSTMENT
+8191 LSB
+8190 LSB
••• ••• •••
1FFEh
••• ••• •••
0001h
+1 LSB
0000h
0 LSB (default)
–1 LSB
3FFFh
••• ••• •••
2001h
••• ••• •••
–8191 LSB
–8192 LSB
2000h
Gain Register n (where n = 0 to 7). Default = 2000h.
The Gain Register stores the user-calibration data that are used to eliminate the gain error, as shown in
Table 15. The data are 14 bits wide, 0.0061% FSR/step, and the total adjustment range is 0.5 to 1.5. The Gain
Register uses a straight binary data format.
Table 15. Gain Register
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
G13
G12
G11
G10
G9
G8
G7
G6
G5
G4
G3
G2
G1
G0
G13:G0—GAIN-CODE BITS
GAIN ADJUSTMENT
1.499939
1.499878
••• ••• •••
3FFFh
3FFEh
••• ••• •••
2001h
1.000061
1 (default)
0.999939
••• ••• •••
2000h
1FFFh
••• ••• •••
0001h
0.500061
0.5
0000h
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
45
Product Folder Link(s): DAC8228
DAC8228
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
www.ti.com
GPIO Register. Default = 2000h.
The GPIO Register determines the status of the GPIO pin.
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
GPIO
X(1)
X
X
X
X
X
X
X
X
X
X
X
X
(1) X = don't care. Writing to this bit has no effect; reading the bit returns '0'.
GPIO
For write operations, the GPIO pin operates as an output. Writing a '1' to the GPIO bit sets the GPIO pin to high
impedance, and writing a '0' sets the GPIO pin to logic low. An external pull-up resistor is required when using
the GPIO pin as an output.
For read operations, the GPIO pin operates as an input. Read the GPIO bit to receive the status of the GPIO
pin. Reading a '0' indicates that the GPIO pin is low, and reading a '1' indicates that the GPIO pin is high.
After power-on reset, or any forced hardware or software reset, the GPIO bit is set to '1', and is in a
high-impedance state.
Busy Flag Register (read-only). Default = 0000h.
Busy flag bit of DAC-x. The Busy Flag Register Each channel has an individual busy flag (BF-x) in the Busy Flag
register. When the channel is accessed and the correction engine is enabled, the respective BF-x bit is set if
either the Input Data Register, Zero Register, or Gain Register are written to. When the DAC data is adjusted by
the correction engine and transferred into the DAC Data Register, the BF-x bit is cleared. It takes approximately
500ns per channel for the correction to complete.
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BF-7
BF-6
BF-5
BF-4
BF-3
BF-2
BF-1
BF-0
X(1)
X
X
X
X
X
(1) X = don't care. Writing to this bit has no effect; reading the bit returns '0'.
BF-7:0
BF-x = '1' if the input data of DAC-x has not been corrected or if the correction engine is not finished.
BF-x = '0' when the input data has been corrected or the correction engine is turned off.
46
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC8228
DAC8228
www.ti.com
SBAS462A –JUNE 2009–REVISED NOVEMBER 2009
APPLICATION INFORMATION
PRECISION VOLTAGE REFERENCE SELECTION
To achieve the optimum performance from the DAC8228 over the full operating temperature range, a precision
voltage reference must be used. Careful consideration should be given to the selection of a precision voltage
reference. The DAC8228 has two reference inputs, REF-A and REF-B. The voltages applied to the reference
inputs are used to provide a buffered positive reference for the DAC cores. Therefore, any error in the voltage
reference is reflected in the outputs of the device. There are four possible sources of error to consider when
choosing a voltage reference for high-accuracy applications: initial accuracy, temperature coefficient of the output
voltage, long-term drift, and output voltage noise. Initial accuracy error on the output voltage of an external
reference can lead to a full-scale error in the DAC. Therefore, to minimize these errors, a reference with low
initial accuracy error specification is preferred. Long-term drift is a measure of how much the reference output
voltage drifts over time. A reference with a tight, long-term drift specification ensures that the overall solution
remains relatively stable over its entire lifetime. The temperature coefficient of a reference output voltage affects
the output drift when the temperature changes. Choose a reference with a tight temperature coefficient
specification to reduce the dependence of the DAC output voltage on ambient conditions. In high-accuracy
applications, which have a relatively low noise budget, the reference output voltage noise also must be
considered. Choosing a reference with as low an output noise voltage as practical for the required system
resolution is important. Precision voltage references such as TI's REF50xx (2V to 5V) and REF32xx (1.25V to
4V) provide a low-drift, high-accuracy reference voltage.
POWER-SUPPLY NOISE
The DAC8228 must have ample supply bypassing of 1μF to 10μF in parallel with 0.1μF on each supply, located
as close to the package as possible; ideally, immediately next to the device. The 1μF to 10μF capacitors must be
the tantalum-bead type. The 0.1μF capacitor must have low effective series resistance (ESR) and low effective
series inductance (ESI), such as common ceramic types, which provide a low-impedance path to ground at high
frequencies to handle transient currents because of internal logic switching. The power-supply lines must be as
large a trace as possible to provide low-impedance paths and reduce the effects of glitches on the power-supply
line. Apart from these considerations, the wideband noise on the AVDD, AVSS, DVDD and IOVDD supplies should
be filtered before feeding to the DAC to obtain the best possible noise performance.
LAYOUT
Precision analog circuits require careful layout, adequate bypassing, and a clean, well-regulated power supply to
obtain the best possible dc and ac performance. Careful consideration of the power-supply and ground-return
layout helps to meet the rated performance. DGND is the return path for digital currents and AGND is the power
ground for the DAC. For the best ac performance, care should be taken to connect DGND and AGND with very
low resistance back to the supply ground. The printed circuit board (PCB) must be designed so that the analog
and digital sections are separated and confined to certain areas of the board. If multiple devices require an
AGND-to-DGND connection, the connection is to be made at one point only. The star ground point is established
as close as possible to the device.
The power-supply lines must be as large a trace as possible to provide low impedance paths and reduce the
effects of glitches on the power-supply line. Fast switching signals must never be run near the reference inputs. It
is essential to minimize noise on the reference inputs because it couples through to the DAC output. Avoid
crossover of digital and analog signals. Traces on opposite sides of the board must run at right angles to each
other. This configuration reduces the effects of feedthrough on the board. A microstrip technique may be
considered, but is not always possible with a double-sided board. In this technique, the component side of the
board is dedicated to the ground plane, and signal traces are placed on the solder-side.
Each DAC group has a ground pin, AGND-x, which is the ground of the output from the DACs in the group. It
must be connected directly to the corresponding reference ground in low-impedance paths to get the best
performance. AGND-A must be connected with REFGND-A and AGND-B must be connected with REFGND-B.
AGND-A and AGND-B must be tied together and connected to the analog power ground and DGND.
During single-supply operation, the OFFSET-x pins must be connected to AGND-x with a low-impedance path
because these pins carry DAC-code-dependent current. Any resistance from OFFSET-x to AGND-x causes a
voltage drop by this code-dependent current. Therefore, it is very important to minimize routing resistance to
AGND-x or to any ground plane that AGND-x is connected to.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
47
Product Folder Link(s): DAC8228
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
DAC8228SPAG
DAC8228SPAGR
DAC8228SRTQR
DAC8228SRTQT
ACTIVE
ACTIVE
ACTIVE
ACTIVE
TQFP
TQFP
QFN
PAG
PAG
RTQ
RTQ
64
64
56
56
160
RoHS & Green
NIPDAU
Level-4-260C-72 HR
Level-4-260C-72 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
-40 to 105
-40 to 105
-40 to 105
-40 to 105
DAC8228
1500 RoHS & Green
2000 RoHS & Green
NIPDAU
NIPDAU
NIPDAU
DAC8228
DAC8228
DAC8228
QFN
250
RoHS & Green
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Oct-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
DAC8228SPAGR
DAC8228SRTQR
TQFP
QFN
PAG
RTQ
64
56
1500
2000
330.0
330.0
24.4
16.4
13.0
8.3
13.0
8.3
1.5
16.0
12.0
24.0
16.0
Q2
Q2
2.25
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Oct-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
DAC8228SPAGR
DAC8228SRTQR
TQFP
QFN
PAG
RTQ
64
56
1500
2000
350.0
350.0
350.0
350.0
43.0
43.0
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Oct-2022
TRAY
L - Outer tray length without tabs
KO -
Outer
tray
height
W -
Outer
tray
width
Text
P1 - Tray unit pocket pitch
CW - Measurement for tray edge (Y direction) to corner pocket center
CL - Measurement for tray edge (X direction) to corner pocket center
Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal
Device
Package Package Pins SPQ Unit array
Max
matrix temperature
(°C)
L (mm)
W
K0
P1
CL
CW
Name
Type
(mm) (µm) (mm) (mm) (mm)
DAC8228SPAG
PAG
TQFP
64
160
8 x 20
150
315 135.9 7620 15.2
13.1
13
Pack Materials-Page 3
GENERIC PACKAGE VIEW
RTQ 56
8 x 8, 0.5 mm pitch
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224653/A
www.ti.com
MECHANICAL DATA
MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996
PAG (S-PQFP-G64)
PLASTIC QUAD FLATPACK
0,27
0,17
0,50
48
M
0,08
33
49
32
64
17
0,13 NOM
1
16
7,50 TYP
Gage Plane
10,20
SQ
9,80
0,25
12,20
SQ
0,05 MIN
11,80
0°–7°
1,05
0,95
0,75
0,45
Seating Plane
0,08
1,20 MAX
4040282/C 11/96
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明