DM74LS502WMX [TI]

LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, PLASTIC, SOP-16;
DM74LS502WMX
型号: DM74LS502WMX
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, PLASTIC, SOP-16

光电二极管 输出元件 逻辑集成电路 触发器
文件: 总7页 (文件大小:138K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
April 1992  
DM54LS502/DM74LS502  
8-Bit Successive Approximation Register  
General Description  
The LS502 is an 8-bit register with the interstage logic nec-  
essary to perform serial-to-parallel conversion and provide  
an active LOW Conversion Complete (CC) signal coincident  
with storage of the eighth bit. An active LOW Start (S) input  
performs synchronous initialization which forces Q7 LOW  
and all other outputs HIGH. Subsequent clocks shift this Q7  
LOW signal downstream which simultaneously backfills the  
register such that the first serial data (D input) bit is stored in  
Q7, the second bit in Q6, the third in Q5, etc. The serial  
input data is also synchronized by an auxiliary flip-flop and  
Designed primarily for use in the successive approximation  
technique for analog-to-digital conversion, the LS502 can  
also be used as a serial-to-parallel converter ring counter  
and as the storage and control element in recursive digital  
routines.  
Features  
Y
Low power Schottky version of 2502  
Y
Storage and control for successive approximation A to  
D conversion  
brought out on Q  
.
D
Y
Performs serial-to-parallel conversion  
Connection Diagram  
Logic Symbol  
Dual-In-Line Package  
TL/F/10189–2  
e
e
V
CC  
GND  
Pin 16  
Pin 8  
TL/F/10189–1  
Order Number DM54LS502J, DM54LS502W,  
DM74LS502WM or DM74LS502N  
See NS Package Number J16A, M16B, N16E or W16A  
Pin  
Description  
Names  
D
Serial Data Input  
Start Input (Active LOW)  
S
CP  
Clock Pulse Input (Active Rising Edge)  
Synchronized Serial Data Output  
Q
D
CC  
Conversion Complete Output (Active LOW)  
Parallel Register Outputs  
Q0Q7  
Q7  
Complement of Q7 Output  
C
1995 National Semiconductor Corporation  
TL/F/10189  
RRD-B30M105/Printed in U. S. A.  
Absolute Maximum Ratings (Note)  
If Military/Aerospace specified devices are required,  
please contact the National Semiconductor Sales  
Office/Distributors for availability and specifications.  
Note: The ‘‘Absolute Maximum Ratings’’ are those values  
beyond which the safety of the device cannot be guaran-  
teed. The device should not be operated at these limits. The  
parametric values defined in the ‘‘Electrical Characteristics’’  
table are not guaranteed at the absolute maximum ratings.  
The ‘‘Recommended Operating Conditions’’ table will define  
the conditions for actual device operation.  
Supply Voltage  
Input Voltage  
7V  
7V  
Operating Free Air Temperature Range  
DM54LS  
DM74LS  
b
b
a
55 C to 125 C  
§
0 C to 70 C  
§
a
§
§
a
65 C to 150 C  
Storage Temperature Range  
§
§
Recommended Operating Conditions  
DM54LS502  
DM74LS502  
Symbol  
Parameter  
Units  
Min  
4.5  
2
Nom  
Max  
Min  
4.75  
2
Nom  
Max  
V
V
V
Supply Voltage  
5
5.5  
5
5.25  
V
V
CC  
High Level Input Voltage  
Low Level Input Voltage  
High Level Output Current  
Low Level Output Current  
Free Air Operating Temperature  
IH  
0.7  
0.8  
V
IL  
b
b
0.4  
I
I
0.4  
mA  
mA  
OH  
OL  
4
8
b
T
A
55  
125  
0
70  
C
§
t (H)  
s
Setup Time HIGH or LOW  
S to CP  
5
16  
16  
ns  
ns  
ns  
ns  
ns  
t (L)  
s
5
t (H)  
h
Hold Time HIGH or LOW  
S to CP  
5
5
0
0
t (L)  
h
t (H)  
s
Setup Time HIGH or LOW  
D to CP  
5
5
8
8
t (L)  
s
t (H)  
h
Hold Time HIGH or LOW  
D to CP  
5
5
10  
10  
t (L)  
h
t
t
(H)  
(L)  
CP Pulse Width HIGH or LOW  
20  
20  
46  
46  
w
w
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)  
Typ  
Symbol  
Parameter  
Conditions  
Min  
Max  
Units  
(Note 1)  
e
e
e b  
e
b
1.5  
V
V
Input Clamp Voltage  
V
Min, I  
Min, I  
18 mA  
Max,  
V
V
I
CC  
I
High Level Output  
Voltage  
V
V
DM54  
DM74  
DM54  
DM74  
DM74  
2.5  
2.7  
OH  
CC  
OH  
e
Max  
IL  
e
V
OL  
Low Level Output  
Voltage  
V
V
Min, I  
OL  
Max,  
0.4  
CC  
e
Min  
IH  
0.5  
0.4  
V
e
e
I
4 mA, V  
CC  
Min  
OL  
@
Input Current Max  
e
e
I
V
Max, V  
V
7V  
DM74  
DM54  
I
CC  
I
0.1  
20  
mA  
e
e
e
Input Voltage  
10V  
2.7V  
0.4V  
I
e
e
e
I
I
I
High Level Input Current  
Low Level Input Current  
V
CC  
V
CC  
V
CC  
Max, V  
Max, V  
Max  
mA  
IH  
IL  
I
I
b
0.8  
100  
100  
mA  
b
b
b
b
Short Circuit  
DM54  
DM74  
20  
20  
OS  
mA  
mA  
Output Current  
(Note 2)  
e
CC  
I
Supply Current  
V
Max  
65  
CC  
e
e
25 C.  
Note 1: All typicals are at V  
5V, T  
§
Note 2: Note more than one output should be shorted at a time, and the duration should not exceed one second.  
CC  
A
2
e a  
e a  
25 C  
Switching Characteristics V  
5.0V, T  
§
CC  
A
DM54LS502  
DM74LS502  
e
15 pF  
e
Symbol  
Parameter  
Units  
R
2 kX, C  
L
L
Min  
Max  
Min  
Max  
f
Maximum Clock Frequency  
Propagation Delay  
25  
15  
MHz  
ns  
max  
t
t
35  
25  
35  
25  
PLH  
CP to Q or CC  
n
PHL  
Functional Description  
The register stages are composed of transparent RS latch-  
es arranged in master/slave pairs. The master and slave  
latches are enabled separately by non-overlapping comple-  
mentary signals w1 and w2 derived internally from the CP  
input. Master latches are enabled when CP is LOW and  
slave latches are enabled when CP is HIGH. Information is  
transferred from master to slave, and thus to the outputs, by  
the LOW-to-HIGH transition of CP.  
Initializing the register requires a LOW signal on S while  
exercising CP. With S and CP LOW, all master latches are  
SET (Q side HIGH). A LOW-to-HIGH CP transition, with S  
remaining LOW, then forces the slave latches to the condi-  
tion wherein Q7 is LOW and all other register outputs, in-  
cluding CC, are HIGH. This condition will prevail as long as  
S remains LOW, regardless of subsequent CP rising edge.  
To start the conversion process, S must return to the HIGH  
state. On the next CP rising edge, the information stored in  
the serial data input latch is transferred to Q and Q7, while  
D
Q6 is forced to the LOW state. On the rising edge of the  
next seven clocks, this LOW signal is shifted downstream,  
one bit at a time, while the serial data enters the register  
position one bit behind this LOW signal, as shown in the  
Truth Table. Note that after a serial data bit appears at a  
particular output, that register position undergoes no further  
changes. After the shifted LOW signal reaches CC, the reg-  
ister is locked up and no further changes can occur until the  
register is initialized for the next conversion process.  
TL/F/10189–4  
FIGURE a.  
Figure a shows a simplified hook-up of a LS502, a D/A con-  
verter and a comparator arranged to convert an analog in-  
put voltage into an 8-bit binary number by the successive  
approximation technique. Figure b is an idealized graph  
showing the various values that the D/A converter output  
voltage can assume in the course of the conversion. The  
vertical axis is calibrated in fractions of the full-scale output  
capability of the D/A converter and the horizontal axis rep-  
resents the successive states of the Truth Table. At time t1,  
Q7 is LOW and Q6Q0 are HIGH, causing the D/A output  
to be one-half of full scale. If the analog input voltage is  
greater than this voltage the comparator output (hence the  
D input of the LS502) will be LOW, and at times t2 the D/A  
output will rise to three-fourths of full scale because Q7 will  
remain LOW and contribute 50% while Q6 is forced LOW  
and contributes another 25%. On the other hand, if the ana-  
log input voltage is less than one-half of full scale, the com-  
parator output will be HIGH and Q7 will go HIGH at t2. Q6  
will still be forced LOW at t2, and the D/A output will de-  
crease to 25% of full scale. Thus with each successive  
clock, the D/A output will change by smaller increments.  
When the conversion is completed at t9, the binary number  
represented by the register outputs will be the numerator of  
the fraction n/256, representing the analog input voltage as  
a fraction of the full scale output D/A converter.  
TL/F/10189–5  
FIGURE b.  
3
Truth Table  
Inputs  
Time  
Outputs  
t
D
S
Q
Q7  
Q6  
Q5  
Q4  
Q3  
Q2  
Q1  
Q0  
CC  
n
D
0
X
L
H
H
X
X
L
X
H
L
X
H
H
X
H
H
X
H
H
X
H
H
X
H
H
X
H
H
X
H
H
1
2
D7  
D6  
X
D7  
D7  
3
4
5
6
D6  
D4  
D3  
D2  
H
H
H
H
D6  
D5  
D4  
D3  
D7  
D7  
D7  
D7  
D6  
D6  
D6  
D6  
L
H
L
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
D5  
D5  
D5  
D4  
D4  
L
D3  
7
8
D1  
D0  
X
H
H
H
H
D2  
D1  
D0  
X
D7  
D7  
D7  
D7  
D6  
D6  
D6  
D6  
D5  
D5  
D5  
D5  
D4  
D4  
D4  
D4  
D3  
D3  
D3  
D3  
D2  
D2  
D2  
D2  
L
H
L
H
H
L
D1  
D1  
D1  
9
D0  
D0  
10  
X
L
e
e
e
H
L
HIGH Voltage Level  
LOW Voltage Level  
Immaterial  
X
Logic Diagram  
TL/F/10189–3  
Note: Cell logic is repeated for register stages Q5 to Q1.  
4
Physical Dimensions inches (millimeters)  
16-Lead Ceramic Dual-In-Line Package (J)  
Order Number DM54LS502J  
NS Package Number J16A  
16-Lead Wide Small Outline Molded Package (M)  
Order Number DM74LS502WM  
NS Package Number M16B  
5
Physical Dimensions inches (millimeters) (Continued)  
16-Lead Molded Dual-In-Line Package (N)  
Order Number DM74LS502N  
NS Package Number N16E  
16-Lead Ceramic Flat Package (W)  
Order Number DM54LS502W  
NS Package Number W16A  
LIFE SUPPORT POLICY  
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT  
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL  
SEMICONDUCTOR CORPORATION. As used herein:  
1. Life support devices or systems are devices or  
systems which, (a) are intended for surgical implant  
into the body, or (b) support or sustain life, and whose  
failure to perform, when properly used in accordance  
with instructions for use provided in the labeling, can  
be reasonably expected to result in a significant injury  
to the user.  
2. A critical component is any component of a life  
support device or system whose failure to perform can  
be reasonably expected to cause the failure of the life  
support device or system, or to affect its safety or  
effectiveness.  
National Semiconductor  
Corporation  
National Semiconductor  
Europe  
National Semiconductor  
Hong Kong Ltd.  
National Semiconductor  
Japan Ltd.  
a
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018  
Fax:  
(
49) 0-180-530 85 86  
@
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408  
Email: cnjwge tevm2.nsc.com  
a
a
a
a
Deutsch Tel:  
English Tel:  
Fran3ais Tel:  
Italiano Tel:  
(
(
(
(
49) 0-180-530 85 85  
49) 0-180-532 78 32  
49) 0-180-532 93 58  
49) 0-180-534 16 80  
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.  
This datasheet has been download from:  
www.datasheetcatalog.com  
Datasheets for electronics components.  

相关型号:

DM74LS503

8-Bit Successive Approximation Register (with Expansion Control)
FAIRCHILD

DM74LS503N

8-Bit Successive Approximation Register (with Expansion Control)
FAIRCHILD

DM74LS503WM

Successive-Approximation Register
ETC

DM74LS51

Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate
FAIRCHILD

DM74LS51

DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES
NSC

DM74LS51J

2/2-input and 3/3-input AND-NOR Gate
ETC

DM74LS51J/A+

IC,LOGIC GATE,2/2-INPUT AND-NOR,LS-TTL,DIP,14PIN,CERAMIC
TI

DM74LS51M

Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate
FAIRCHILD

DM74LS51M

DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES
NSC

DM74LS51MX

2/2-input and 3/3-input AND-NOR Gate
FAIRCHILD

DM74LS51N

Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate
FAIRCHILD

DM74LS51N

DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES
NSC