DP83867CR [TI]
采用小型 QFN 封装的低功耗、耐用型千兆以太网 PHY 收发器;型号: | DP83867CR |
厂家: | TEXAS INSTRUMENTS |
描述: | 采用小型 QFN 封装的低功耗、耐用型千兆以太网 PHY 收发器 以太网 |
文件: | 总143页 (文件大小:3579K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
DP83867IR/CR 稳健型高抗扰性10/100/1000 以太网物理层收发器
1 特性
3 说明
• 超低RGMII 延迟,TX < 90ns,RX < 290ns
• 符合时间敏感网络(TSN) 标准
• 低功耗:457mW
• 超过8000V IEC 61000-4-2 ESD 保护等级
• 符合EN55011 B 类发射标准
• 在RX/TX 上提供16 种可编程RGMII 延迟模式
• 集成MDI 终端电阻器
• 可编程MII/GMII/RGMII 端接阻抗
• WoL(局域网唤醒)数据包检测
• 25MHz 或125MHz 同步时钟输出
• IEEE 1588 时间戳帧起始检测
• RJ45 镜像模式
DP83867 器件是一款稳健型低功耗全功能物理层收发
器, 它集成了 PMD 子层以支持 10BASE-Te 、
100BASE-TX 和 1000BASE-T 以太网协议。DP83867
经优化可提供 ESD 保护,超过了 8kV IEC 61000-4-2
标准(直接接触)。
DP83867 可轻松实现 10/100/1000Mbps 以太网
LAN。它通过外部变压器直接连接双绞线介质。该器件
通过IEEE 802.3 标准媒体独立接口(MII)、IEEE 802.3
千兆位媒体独立接口 (GMII) 或简化GMII (RGMII) 直接
与 MAC 层相连。QFP 封装支持 MII/GMII/RGMII,而
QFN 封装支持RGMII。
DP83867 提供精确时钟同步,其中包括同步以太网时
钟输出。该器件具有低延迟,并提供 IEEE 1588 帧起
始检测。
• 完全符合IEEE 802.3 10BASE-Te、100BASE-TX
和1000BASE-T 规范
• 电缆诊断
• MII、GMII 和RGMII MAC 接口选项
• 可配置I/O 电压(3.3V、2.5V、1.8V)
• 快速链路断开模式
DP83867 满功率运行时仅消耗 490mW (PAP) 和
457mW (RGZ)。局域网唤醒可用于降低系统功耗。
器件信息
• JTAG 支持
封装尺寸(标称
值)
封装(1)
器件型号
温度
2 应用
DP83867IRPAP
DP83867IRRGZ
DP83867CRRGZ
QFP (64)
QFN (48)
QFN (48)
10mm x 10mm
7mm x 7mm
7mm x 7mm
–40°C 至+85°C
–40°C 至+85°C
0°C 至+70°C
• 电机驱动器
• 工厂自动化
• 现场总线支持
• 工业嵌入式计算
• 有线和无线通信基础设施
• 测试和测量
(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
录。
• 消费类电子产品
MII (PAP)
GMII (PAP)
10BASE-Te
100BASE-TX
1000BASE-T
RGMII (PAP, RGZ)
DP83867
10/100/1000 Mbps
Ethernet Physical Layer
Ethernet MAC
Magnetics
RJ-45
25 MHz
Crystal or Oscillator
Status
LEDs
本文档旨在为方便起见,提供有关TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问
www.ti.com,其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。
English Data Sheet: SNLS484
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
Table of Contents
7.17 Timing Diagrams ....................................................25
7.18 Typical Characteristics............................................30
8 Detailed Description......................................................31
8.1 Overview...................................................................31
8.2 Functional Block Diagram.........................................32
8.3 Feature Description...................................................34
8.4 Device Functional Modes..........................................37
8.5 Programming............................................................ 51
8.6 Register Maps...........................................................59
9 Application and Implementation................................ 118
9.1 Application Information............................................118
9.2 Typical Application.................................................. 118
10 Power Supply Recommendations............................125
11 Layout.........................................................................128
11.1 Layout Guidelines................................................. 128
11.2 Layout Example.................................................... 130
12 Device and Documentation Support........................131
12.1 Documentation Support........................................ 131
12.2 Related Links........................................................ 131
12.3 接收文档更新通知................................................. 131
12.4 支持资源................................................................131
12.5 Electrostatic Discharge Caution............................131
12.6 术语表................................................................... 131
12.7 Trademarks...........................................................131
1 特性................................................................................... 1
2 应用................................................................................... 1
3 说明................................................................................... 1
4 Revision History.............................................................. 2
5 Device Comparison.........................................................8
6 Pin Configuration and Functions...................................8
6.1 Unused Pins .............................................................14
7 Specifications................................................................ 15
7.1 Absolute Maximum Ratings...................................... 15
7.2 ESD Ratings............................................................. 15
7.3 Recommended Operating Conditions.......................15
7.4 Thermal Information..................................................16
7.5 Electrical Characteristics...........................................16
7.6 Power-Up Timing...................................................... 18
7.7 Reset Timing.............................................................19
7.8 MII Serial Management Timing................................. 19
7.9 RGMII Timing............................................................19
7.10 GMII Transmit Timing(2) ......................................... 20
7.11 GMII Receive Timing(2) .......................................... 20
7.12 100-Mbps MII Transmit Timing(1) ........................... 20
7.13 100-Mbps MII Receive Timing(2) ............................20
7.14 10-Mbps MII Transmit Timing(2) ............................. 21
7.15 10-Mbps MII Receive Timing(2) ..............................21
7.16 DP83867IR/CR Start of Frame Detection Timing... 21
4 Revision History
注:以前版本的页码可能与当前版本的页码不同
Changes from Revision F (October 2019) to Revision G (August 2022)
Page
• 更新了IEEE 1588 时间戳的帧起始检测............................................................................................................. 1
• Added following wording to the end of first paragraph in 节8.4.3.9 "DP83867 devices manufactured after
August, 2022, have an increased random seed value that now includes 255 different seed values to expedite
Auto-MDIX resolution with a link partner."........................................................................................................ 46
• Removed Reg 0x01D5 Programmable Gain Register (PROG_GAIN).............................................................59
• Changed Bit 11:10 SPEED_OPT_ATTEMPT_CNT to RW description in ........................................................79
• Changed bits 15:9, so that bit 12 can be '1'. Bit 7 description updated 节8.6.31 ............................................90
• Added Register 0x008A....................................................................................................................................96
• Added Register 0x00B3....................................................................................................................................97
• Added Register 0x00C0....................................................................................................................................97
• Added Register 0x0100.................................................................................................................................... 98
Changes from Revision E (March 2017) to Revision F (October 2019)
Page
• 向节1 添加了“符合时间敏感网络(TSN) 标准”..............................................................................................1
• 将节1 中的“快速链路建立/链路断开模式”更改为“快速链路断开模式”...................................................... 1
• 向节2 添加了“现场总线支持”......................................................................................................................... 1
• Changed 'TX_EN / TX_CTRL' pin type in Pin Functions..................................................................................10
• Deleted "NOTE: Internal Pull-Up/Pull-Down resistors on the IO pins are disabled when the device enters
functional mode after power up." from Pin Functions....................................................................................... 10
• Added XI pin voltage ratings to 节7.1 ............................................................................................................. 15
• Added XI Input Voltage section to 节7.5 .........................................................................................................16
• Changed links to RGMII timing diagrams in 节7.9 ..........................................................................................19
• Changed TholdR parameter description in 节7.9 ..............................................................................................19
Copyright © 2022 Texas Instruments Incorporated
2
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
• Added table note explaining how Duty Cycle % must be interpreted in 节7.9 ................................................19
• Added table note explaining how Duty Cycle % must be interpreted in 节7.9 ................................................19
• Changed 图7-10 ............................................................................................................................................. 21
• Changed statement about PHY address in 节8.4.2 ........................................................................................41
• Added 图8-11 ..................................................................................................................................................46
• Deleted "The BIST allows full control of the packet lengths and of the IPG." from 节8.4.5 ............................48
• Deleted mention of ALCD from 节8.4.6 .......................................................................................................... 48
• Deleted subsection describing ALCD from 节8.4.6 ........................................................................................ 48
• Added sentence about the polarity of MDI signals in 节8.4.6.5 ......................................................................49
• Changed 'CRS' strap function from "Fast Link Detect" to "Fast Link Drop" in 表8-4 ...................................... 51
• Changed notes after 表8-4 to be table notes referenced within the table. ......................................................51
• Added definition for register Bit Name type 'Strap' in 节8.6 ............................................................................59
• Deleted Advanced Link Cable Diagnostics Control Register (ALCD_CTRL) .................................................. 59
• Added PAP package default for '1000BASE-T FULL DUPLEX' in 节8.6.10 ...................................................69
• Changed 'MDI_CROSSOVER' default in 节8.6.14 .........................................................................................72
• Added PAP package default for 'SPEED_OPT_EN' in 节8.6.18 .....................................................................79
• Added 节8.6.28 ...............................................................................................................................................88
• Changed descriptions of 'FORCE_DROP' and 'FLD_EN' in 节8.6.29 ............................................................89
• Added 节8.6.30 ...............................................................................................................................................90
• Added 'INT_TST_MODE_1' to 节8.6.31 .........................................................................................................90
• Changed 'PORT_MIRROR_EN' default in 节8.6.31 ....................................................................................... 90
• Added PAP package default for 'RGMII_EN' in 节8.6.32 ................................................................................90
• Added 节8.6.35 ...............................................................................................................................................93
• Changed description of 'STRAP_FLD' from "Fast Link Detect" to "Fast Link Drop" in 节8.6.38 .....................95
• Added 节8.6.41 ...............................................................................................................................................96
• Added 节8.6.42 ...............................................................................................................................................96
• Added RGZ package default for 'RGMII_TX_DELAY_CTRL' in 节8.6.44 .......................................................97
• Added RGZ package default for 'RGMII_RX_DELAY_CTRL' in 节8.6.44 ...................................................... 97
• Added 节8.6.47 ...............................................................................................................................................97
• Added 节8.6.51 ...............................................................................................................................................98
• Changed capacitor value in 图9-2 and added footnotes................................................................................119
• Added requirements for 2.5-V clock source capacitors in 节9.2.1.2 .............................................................121
• Added 图9-4 ..................................................................................................................................................121
• Added "RMS Jitter" to 表9-2 ......................................................................................................................... 121
• Added 节9.2.1.4 ............................................................................................................................................123
• Changed capacitor placement in 图10-1 and footnote about decoupling capacitor placement.....................125
• Changed capacitor placement in 图10-2 and footnote about decoupling capacitor placement.....................125
Changes from Revision C (November 2015) to Revision D (July 2016)
Page
• Added '(Straps Required)' to RX_DV/RX_CTRL pin in Pin Functions table.....................................................10
• Changed '1nF' to '1µF' for VDD1P1 and VDD1P0 pin in Pin Functions table...................................................10
• Added Operating Junction Temperature to 节7.3 ........................................................................................... 15
• Changed parameter symbol from VIH to VIH in 节7.5 .....................................................................................16
• Added MDC toggling clarification to 节7.7 ......................................................................................................19
• Changed target strap voltage thresholds in 表8-3 .......................................................................................... 51
• Changed 'SPEED_SEL1' to 'ANEG_SEL1' in 表8-4 .......................................................................................51
• Added '(Straps Required)' to RX_DV/RX_CTRL in 表8-4 ...............................................................................51
• Changed 'SPEED_SEL0' to 'ANEG_SEL' in 表8-4 .........................................................................................51
• Changed 'SPEED_SEL0' to 'ANEG_SEL0' in 表8-4 .......................................................................................51
• Changed table name from 'PAP Speed Select Strap Details' to 表8-5 ........................................................... 51
• Changed 'SPEED_SEL0' and 'SPEED_SEL' to 'ANEG_SEL0' and 'ANEG_SEL1' in 表8-5 .......................... 51
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
• Changed table name from 'RGZ Speed Select Strap Details' to 表8-6 .......................................................... 51
• Changed 'SPEED_SEL' to 'ANEG_SEL' in 表8-6 ...........................................................................................51
• Changed Default state of from 'Strap' to '0' for bit 13 in 表8-9 ........................................................................59
• Changed Default state of from 'Strap' to '1' for bit 6 in 表8-9 ..........................................................................59
• Changed bit 9 name from 100BASE-T FULL DUPLEX to 1000BASE-T FULL DUPLEX in 表8-18 ............... 69
• Changed bit 9 descriptions from half duplex to full duplex in 表8-18 ..............................................................69
• Changed 'Interrupt Status and Event Control Register (ISR)' to 'MII Interrupt Control Register (MICR)' in 节
8.6.16 ...............................................................................................................................................................75
• Changed Register definition to move a statement from 节8.6.17 to 节8.6.16 ............................................... 75
• Changed default of bit 9 from '1' to '0' in Configuration Register 2 (CFG2), Address 0x0014 .........................79
• Changed default of bits 5:0 from '0' to '0 0111' in 表8-27 ................................................................................79
• Added 节8.6.29 register...................................................................................................................................89
• Changed Name of Bits 6:5 from 'STRAP_SPEED_SEL' to 'STRAP_ANEG_SEL' in 表8-46 ......................... 94
• Changed Name of Bit 6 from 'RESERVED' to 'RESERVED (RGZ)' in 表8-46 ............................................... 94
• Changed Name of Bit 5 from 'STRAP_SPEED_SEL (PAP)' to 'STRAP_SPEED_SEL (RGZ)' in 表8-46 .......94
• Changed name of Bit 6:4 from 'RESERVED' to 'RESERVED (PAP)' in 表8-47 ..............................................95
• Added description for 'STRAP_RGMII_CLK_SKEW_TX (RGZ)' in 表8-47 .................................................... 95
• Changed name of Bit 2:0 from 'RESERVED' to 'RESERVED (PAP)' in 表8-47 ..............................................95
• Added description for 'STRAP_RGMII_CLK_SKEW_RX (RGZ)' in 表8-47 ....................................................95
• Changed default value of bit 4:0 from '10000' to 'TRIM' in 节8.6.97 .............................................................106
• Changed description for IO_IMPEDANCE_CTRL bits in 节8.6.97 ...............................................................106
• Changed 节10 section................................................................................................................................... 125
• Added "The 2.5-V VDDA2P5 can come up with or after the 1.8-V VDDA1P8 but not before it" to 节10 ......125
• Added 图10-3 ................................................................................................................................................125
• Added 表10-1 ................................................................................................................................................125
• Added note regarding 1.8-V supply sequence if no load exists on 2.5-V supply in Layout ........................... 125
Changes from Revision B (August 2015) to Revision C (November 2015)
Page
• 更改了标题以在数据表中添加DP83867IRRGZ/CRRGZ....................................................................................1
• 添加了器件型号...................................................................................................................................................1
• 更改了节1 中的延迟要点以更好地描述低延迟特性........................................................................................... 1
• 更改了特性部分中的功耗数值............................................................................................................................1
• 向节1 添加了辐射发射性能............................................................................................................................... 1
• 向节1 添加了MDI 终端电阻器.......................................................................................................................... 1
• 添加了可编程MAC 接口阻抗至.......................................................................................................................... 1
• 向节1 添加了“RJ45 镜像模式”......................................................................................................................1
• 向节1 添加了兼容性..........................................................................................................................................1
• 更改了节1 以将“亮点”与“主要规格”合并为一部分....................................................................................1
• 删除了节1 中的双电压规格............................................................................................................................... 1
• 向节1 添加了RGZ 器件的双电源电压.............................................................................................................. 1
• 删除了节1 中的自动交叉要点............................................................................................................................1
• 删除了重复的低延迟规格.................................................................................................................................... 1
• 删除了主要规范中的MDIO 要点.........................................................................................................................1
• 向说明添加了MAC 接口信息.............................................................................................................................1
• 向说明添加了QFN 功耗.................................................................................................................................... 1
• 向器件信息表添加了新器件的封装信息..............................................................................................................1
• Added Device Comparison Table....................................................................................................................... 8
• Changed Pin Functions table to add information about new RGZ devices...................................................... 10
• Changed bypass capacitor information for power pins in Pin Functions table................................................. 10
• Added information about pull-up pull-down resistors in the table note of the table ......................................... 10
• Added Unused Pins section .............................................................................................................................14
Copyright © 2022 Texas Instruments Incorporated
4
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
• Added Absolute Maximum Ratings table..........................................................................................................15
• Added ESD information about new RGZ devices in 节7.2 ............................................................................. 15
• Added VDD1P0 information in Recommended Operating Conditions .............................................................15
• Added temperature information about RGZ devices in Recommended Operating Conditions ....................... 15
• Added thermal information for RGZ Devices in 节7.4 .....................................................................................16
• Added PMD output voltage data for new RGZ devices in 节7.5 .....................................................................16
• Added RGMII TX and RX Latency values in 节7.9 .........................................................................................19
• Added FBD for new RGZ devices in Functional Block Diagram ......................................................................32
• Added "Magic Packet should be byte aligned" in Magic Packet Structure section...........................................34
• Changed "Auto-MDIX is independent of Auto-Negotiation" to "For 10/100, Auto-MDIX is independent of Auto-
Negotiation" in 节8.4.3.9 .................................................................................................................................46
• Added Loopback Availability table....................................................................................................................46
• Changed description for 节8.4.4.1.4 ...............................................................................................................47
• Added description for 节8.4.4.2 ...................................................................................................................... 47
• Deleted mention of ALCD from 节8.4.6 .......................................................................................................... 48
• Changed "improperly-terminated cables with ±1m accuracy" to "improperly-terminated cables, and crossed
pairs wires with ±1m accuracy" in 节8.4.6.1 ................................................................................................... 48
• Changed Mirror Mode Configuration table........................................................................................................49
• Added internal resistor to the diagram in 图8-12 ............................................................................................ 51
• Added Target voltage range in 表8-3 ..............................................................................................................51
• Added strapping information for RGZ devices in 表8-4 .................................................................................. 51
• Changed incorrect pin number for LED_1 and LED_0 in 表8-4 table..............................................................51
• Added RGMII TX and RX Skew Strap information to 表8-4 ........................................................................... 51
• Added 表8-6 ....................................................................................................................................................51
• Added 表8-7 ....................................................................................................................................................51
• Added 表8-8 ....................................................................................................................................................51
• Added information regarding address configuration of RGZ devices to 节8.5.4 .............................................55
• Added Power Saving Modes section................................................................................................................57
• Deleted repeated bits from Auto-Negotiate Expansion Register ..................................................................... 66
• Changed Bit 13 description in Register 0x14 ...................................................................................................79
• Deleted "in Robust Auto MDI-X modes" in bit 15 description of 节8.6.25 .......................................................85
• Added "ms" to timer values in bit 13:12 in 节8.6.25 ........................................................................................85
• Deleted Registers FLD_CFG and FLD_THR_CFG from Datasheet................................................................ 87
• Added 节8.6.28 ...............................................................................................................................................88
• Added 节8.6.30 ...............................................................................................................................................90
• Changed description for bit 11 in 节8.6.34 ......................................................................................................92
• Added information in bit 10:7 description for 节8.6.34 ....................................................................................92
• Added 节8.6.35 ...............................................................................................................................................93
• Added 节8.6.41 ...............................................................................................................................................96
• Added 节8.6.42 ...............................................................................................................................................96
• Added 节8.6.47 ...............................................................................................................................................97
• Added 节8.6.51 ...............................................................................................................................................98
• Added comment about RGZ devices in 节8.6.98 ......................................................................................... 108
• Added comment about RGZ devices in 节8.6.99 ..........................................................................................110
• Added GPIO_MUX_CTRL register for RGZ devices.......................................................................................111
• Added TDR registers 0x0190 to 0x01A4.........................................................................................................112
• Added TDR registers.......................................................................................................................................112
• Added footnote about voltage level for RGZ devices in 图10-1 ....................................................................125
• Added Comment for VDDA1P8 pins in 图10-1. ............................................................................................125
• Added footnote about Voltage level for RGZ devices in 图10-2 ................................................................... 125
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
• Added power down supply sequence sentence in 节10 ...............................................................................125
Changes from Revision A (June 2015) to Revision B (August 2015) Page
• 向节1 列表添加了“功耗低至490mW”...........................................................................................................1
• 将节3 文本从“DP83867 仅消耗565mW”更改为“DP83867 仅消耗490mW”........................................... 1
• Changed Pin RBIAS Description From: "A 10 kΩ+/-1% resistor" To: "A 11 kΩ±1% resistor"....................... 10
• Changed Power consumption, 2 supplies TYP value From 565 mW To 530 mW in the 节7.5 ...................... 16
• Changed Power consumption, optional 3rd supply TYP value From 545 mW To 490 mW in the 节7.5 ........ 16
• Changed Register address: From: "BICSR1 register (0x0039)" To: "BICSR2 register (0x0072)", and changed
From: "read from the BISCR register (0x0016h)" To: "read from the STS2 register (0x0017h)" in the 节8.4.5 ..
48
• Changed section 节8.6.39 and 表8-48 From: Address 0x0039 To: Address 0x0071..................................... 95
• Changed section 节8.6.40 and 表8-49 From: Address 0x003A To: Address 0x0072.....................................95
Copyright © 2022 Texas Instruments Incorporated
6
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
Changes from Revision * (February 2015) to Revision A (June 2015)
Page
• 将文档标题从“稳健型低功耗”更改为“稳健型高抗扰性”.............................................................................. 1
• 更改了“亮点”下所列的节1 ............................................................................................................................1
• 更改了节2 列表................................................................................................................................................. 1
• 更改了节3 文本和布局...................................................................................................................................... 1
• Added storage temperature to 节7.1 .............................................................................................................. 15
• Added TF fall time = 0.75 ns (Max) in 节7.9 ....................................................................................................19
• Added T4, MDI to GMII Latency = 264 ns (NOM) to 节7.11. .......................................................................... 20
• Added section 节8.3.2.1 ................................................................................................................................. 36
• Moved text From the end of 表8-9 To 节8.6.3 ................................................................................................62
• Changed format of loopback control bits in 表8-29 "BIST Control Register (BISCR)" ....................................80
• Changed BIT NAME (11:8) From: "LED_ACT_SEL To: LED_2_SEL in 表8-31 ............................................. 82
• Changed BIT NAME (7:4) From: "LED_SPD_SEL To: LED_1_SEL in 表8-31 ...............................................82
• Changed BIT NAME (3:0 From: "LED_LNK_SEL To: LED_0_SEL in 表8-31 ................................................ 82
• Added 节8.6.36 register...................................................................................................................................93
• Changed the title of 表8-47 from: Address 0x006FE to: Address 0x006F ......................................................95
• Added 节8.6.48 register...................................................................................................................................98
• Changed default of bits 12:8 to 0 1100 in 表8-106 ....................................................................................... 106
• Deleted text "of the 64-HTQFP package" from the second paragraph in section 节9.2.1.1 ......................... 119
• Deleted text "for MII Mode" from the second paragraph in section 节9.2.1.2 ...............................................121
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
5 Device Comparison
表5-1. Device Features Comparison
DEVICE
MAC
TEMPERATURE RANGE
TEMPERATURE GRADE
DP83867CRRGZ
DP83867IRRGZ
DP83867IRPAP
RGMII
0°C
70°C
85°C
85°C
Commercial
Industrial
RGMII
–40°C
–40°C
MII/GMII/RGMII
Industrial
6 Pin Configuration and Functions
53
64 63 62 61 60 59 58 57 56 55 54
52 51 50 49
RX_D4/GPIO
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
RESERVED
TD_P_A
1
RX_D3
RX_D2
RX_D1
RX_D0
RX_CLK
VDD1P1
VDDIO
GTX_CLK
TX_ER
TX_D0
TX_D1
TX_D2
TX_D3
TX_D4
TX_D5
2
TD_M_A
3
VDDA2P5
TD_P_B
4
5
6
TD_M_B
7
RESERVED
VDD1P1
8
DP83867
9
RESERVED
10
11
12
13
14
15
16
TD_P_C
TD_M_C
VDDA2P5
TD_P_D
TD_M_D
RBIAS
RESERVED
28
17 18 19 20 21 22 23 24 25 26 27
29 30 31 32
图6-1. PAP Package 64-Pin HTQFP Top View
Copyright © 2022 Texas Instruments Incorporated
8
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
48 47 46 45 44 43 42 41 40 39 38 37
RX_D3
RX_D2
RX_D1
RX_D0
RX_CLK
VDD1P0
VDDIO
GTX_CLK
TX_D0
TX_D1
TX_D2
TX_D3
1
2
36
35
34
33
32
31
30
29
28
27
26
25
TD_P_A
TD_M_A
VDDA2P5
TD_P_B
TD_M_B
3
4
DP83867
5
TOP VIEW
(not to scale)
6
VDD1P0
TD_P_C
48-pin QFN Package
7
TD_M_C
VDDA2P5
TD_P_D
DAP = GND
8
9
10
11
TD_M_D
RBIAS 12
13 14 15 16 17 18 19 20 21 22 23 24
图6-2. RGZ Package 48-Pin QFN Top View
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表6-1. Pin Functions
PIN
TYPE(1)
DESCRIPTION
NAME
HTQFP
VQFN
RGMII
MAC INTERFACES
MII TRANSMIT CLOCK: TX_CLK is a continuous clock signal driven by the
PHY during 10 Mbps or 100 Mbps MII mode. TX_CLK clocks the data or error
out of the MAC layer and into the PHY.
TX_CLK
30
O
The TX_CLK clock frequency is 2.5 MHz in 10BASE-Te and 25 MHz in
100BASE-TX mode.
GMII TRANSMIT DATA Bit 7: This signal carries data from the MAC to the
PHY in GMII mode. It is synchronous to the transmit clock GTX_CLK.
TX_D7
TX_D6
TX_D5
TX_D4
31
30
33
34
I, PD
I, PD
I, PD
I, PD
GMII TRANSMIT DATA Bit 6: This signal carries data from the MAC to the
PHY in GMII mode. It is synchronous to the transmit clock GTX_CLK.
GMII TRANSMIT DATA Bit 5: This signal carries data from the MAC to the
PHY in GMII mode. It is synchronous to the transmit clock GTX_CLK.
GMII TRANSMIT DATA Bit 4: This signal carries data from the MAC to the
PHY in GMII mode. It is synchronous to the transmit clock GTX_CLK.
TRANSMIT DATA Bit 3: This signal carries data from the MAC to the PHY in
GMII, RGMII, and MII modes. In GMII and RGMII modes, it is synchronous to
the transmit clock GTX_CLK. In MII mode, it is synchronous to the transmit
clock TX_CLK.
TX_D3
TX_D2
TX_D1
TX_D0
35
36
37
38
25
26
27
28
I, PD
I, PD
I, PD
I, PD
TRANSMIT DATA Bit 2: This signal carries data from the MAC to the PHY in
GMII, RGMII, and MII modes. In GMII and RGMII modes, it is synchronous to
the transmit clock GTX_CLK. In MII mode, it is synchronous to the transmit
clock TX_CLK.
TRANSMIT DATA Bit 1: This signal carries data from the MAC to the PHY in
GMII, RGMII, and MII modes. In GMII and RGMII modes, it is synchronous to
the transmit clock GTX_CLK. In MII mode, it is synchronous to the transmit
clock TX_CLK.
TRANSMIT DATA Bit 0: This signal carries data from the MAC to the PHY in
GMII, RGMII, and MII modes. In GMII and RGMII modes, it is synchronous to
the transmit clock GTX_CLK. In MII mode, it is synchronous to the transmit
clock TX_CLK.
GMII TRANSMIT ERROR: This signal is used in GMII mode to force the PHY
to transmit invalid symbols. The TX_ER signal is synchronous to the GMII
transmit clock GTX_CLK.
In MII 4B nibble mode, assertion of Transmit Error by the controller causes
the PHY to issue invalid symbols followed by Halt (H) symbols until
deassertion occurs.
TX_ER
39
I, PD
In GMII mode, assertion causes the PHY to emit one or more code-groups
that are invalid data or delimiter in the transmitted frame.
GMII and RGMII TRANSMIT CLOCK: This continuous clock signal is sourced
from the MAC layer to the PHY. Nominal frequency is 125 MHz.
GTX_CLK
RX_CLK
40
43
29
32
I, PD
O
RECEIVE CLOCK: Provides the recovered receive clocks for different modes
of operation:
2.5 MHz in 10-Mbps mode.
25 MHz in 100-Mbps mode.
125 MHz in 1000-Mbps GMII and RGMII mode.
RECIEVE DATA Bit 0: This signal carries data from the PHY to the MAC in
GMII, RGMII, and MII modes. It is synchronous to the receive clock RX_CLK.
RX_D0
RX_D1
RX_D2
RX_D3
44
45
46
47
33
34
35
36
S, O, PD
O, PD
RECIEVE DATA Bit 1: This signal carries data from the PHY to the MAC in
GMII, RGMII, and MII modes. It is synchronous to the receive clock RX_CLK.
RECIEVE DATA Bit 2: This signal carries data from the PHY to the MAC in
GMII, RGMII, and MII modes. It is synchronous to the receive clock RX_CLK.
S, O, PD
O, PD
RECIEVE DATA Bit 3: This signal carries data from the PHY to the MAC in
GMII, RGMII, and MII modes. It is synchronous to the receive clock RX_CLK.
Copyright © 2022 Texas Instruments Incorporated
10
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表6-1. Pin Functions (continued)
PIN
HTQFP
TYPE(1)
DESCRIPTION
NAME
VQFN
RECIEVE DATA Bit 4: This signal carries data from the PHY to the MAC in
GMII mode. It is synchronous to the receive clock RX_CLK.
RX_D4
48
49
50
51
S, O, PD
S, O, PD
S, O, PD
S, O, PD
RECIEVE DATA Bit 5: This signal carries data from the PHY to the MAC in
GMII mode. It is synchronous to the receive clock RX_CLK.
RX_D5
RX_D6
RX_D7
RECIEVE DATA Bit 6: This signal carries data from the PHY to the MAC in
GMII mode. It is synchronous to the receive clock RX_CLK.
RECIEVE DATA Bit 7: This signal carries data from the PHY to the MAC in
GMII mode. It is synchronous to the receive clock RX_CLK.
TRANSMIT ENABLE or TRANSMIT CONTROL: In MII or GMII mode,it is an
active high input sourced from MAC layer to indicate transmission data is
available on the TXD.
TX_EN / TX_CTRL
52
53
37
38
I, PD
In RGMII mode, it combines the transmit enable and the transmit error signals
of GMII mode using both clock edges.
RECEIVE DATA VALID or RECEIVE CONTROL: In MII and GMII modes, it is
asserted high to indicate that valid data is present on the corresponding
RXD[3:0] in MII mode and RXD[7:0] in GMII mode.
RX_DV / RX_CTRL
(Straps Required)
S, O, PD
O, PD
In RGMII mode, the receive data available and receive error are combined
(RXDV_ER) using both rising and falling edges of the receive clock
(RX_CLK).
RECEIVE ERROR: In 10 Mbps, 100 Mbps and 1000 Mbps mode this active
high output indicates that the PHY has detected a Receive Error. The RX_ER
signal is synchronous with the receive clock (RX_CLK).
RX_ER / GPIO
COL / GPIO
In RGMII, the RX_ER pin is not used.
COLLISION DETECT: Asserted high to indicate detection of a collision
condition (assertion of CRS due to simultaneous transmit and receive activity)
in Half-Duplex modes. This signal is not synchronous to either MII clock
(GTX_CLK, TX_CLK or RX_CLK).
O, PD
This signal is not defined and stays low for Full-Duplex modes.
In RGMII mode, COL is not used.
CARRIER SENSE: CRS is asserted high to indicate the presence of a carrier
due to receive or transmit activity in Half-Duplex mode.
For 10BASE-Te and 100BASE-TX Full-Duplex operation CRS is asserted
when a received packet is detected. This signal is not defined for 1000BASE-
T Full-Duplex mode.
CRS
56
S, O, PD
In RGMII mode, CRS is not used.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表6-1. Pin Functions (continued)
PIN
HTQFP
TYPE(1)
DESCRIPTION
NAME
VQFN
GENERAL PURPOSE I/O
General Purpose I/O: This signal provides a multi-function configurable I/O.
Please refer to the GPIO_MUX_CTRL register for details.
GPIO_0
39
40
S, O, PD
S, O, PD
General Purpose I/O: This signal provides a multi-function configurable I/O.
Please refer to the GPIO_MUX_CTRL register for details.
GPIO_1
MANAGEMENT INTERFACE
MANAGEMENT DATA CLOCK: Synchronous clock to the MDIO serial
management input/output data. This clock may be asynchronous to the MAC
transmit and receive clocks. The maximum clock rate is 25MHz and no
minimum.
MDC
20
21
16
17
I, PD
I/O
MANAGEMENT DATA I/O: Bi-directional management instruction/data signal
that may be sourced by the management station or the PHY. This pin requires
pullup resistor. The IEEE specified resistor value is 1.5kΩ, but a 2.2kΩis
acceptable.
MDIO
INTERRUPT / POWER DOWN:
The default function of this pin is POWER DOWN.
POWER DOWN: Asserting this signal low enables the Power Down mode of
operation. In this mode, the device will power down and consume minimum
power. Register access will be available through the Management Interface to
configure and power up the device.
INT / PWDN
60
44
I/O, PU
INTERRUPT: This pin may be programmed as an interrupt output instead of a
Power down input. In this mode, Interrupts will be asserted low using this pin.
When operating this pin as an interrupt, it is an open-drain architecture.
Register access is required for the pin to be used as an interrupt mechanism.
When operating this pin as an interrupt, an external 2.2kΩconnected to the
VDDIO supply is recommended.
RESET
RESET: The active low RESET initializes or re-initializes the DP83867. All
internal registers will re-initialize to their default state upon assertion of
RESET. The RESET input must be held low for a minimum of 1µs.
RESET_N
59
43
I, PU
CLOCK INTERFACE
XI
19
18
22
15
14
18
I
CRYSTAL/OSCILLATOR INPUT: 25 MHz oscillator or crystal input (50 ppm)
CRYSTAL OUTPUT: Second terminal for 25 MHz crystal. Must be left floating
if a clock oscillator is used.
XO
O
O
CLK_OUT
CLOCK OUTPUT: Output clock
JTAG INTERFACE
JTAG TEST CLOCK: IEEE 1149.1 Test Clock input, primary clock source for
all test logic input and output controlled by the testing entity.
JTAG_CLK
JTAG_TDO
25
26
20
21
I, PU
O
JTAG TEST DATA OUTPUT: IEEE 1149.1 Test Data Output pin, the most
recent test results are scanned out of the device via TDO.
JTAG TEST MODE SELECT: IEEE 1149.1 Test Mode Select pin, the TMS pin
sequences the Tap Controller (16-state FSM) to select the desired test
instruction.
JTAG_TMS
JTAG_TDI
27
28
24
22
23
I, PU
I, PU
I, PU
JTAG TEST DATA INPUT: IEEE 1149.1 Test Data Input pin, test data is
scanned into the device via TDI.
JTAG TEST RESET: IEEE 1149.1 Test Reset pin, active low reset provides for
asynchronous reset of the Tap Controller. This reset has no effect on the
device registers.
JTAG_TRSTN
Copyright © 2022 Texas Instruments Incorporated
12
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表6-1. Pin Functions (continued)
PIN
HTQFP
TYPE(1)
DESCRIPTION
NAME
VQFN
LED INTERFACE
LED_1: By default, this pin indicates that 1000BASE-T link is established.
Additional functionality is configurable via LEDCR1[7:4] register bits.
LED_1
LED_0
62
63
46
47
S, I/O, PD
S, I/O, PD
LED_0: By default, this pin indicates that link is established. Additional
functionality is configurable via LEDCR1[3:0] register bits.
MEDIA DEPENDENT INTERFACE
TD_P_A
TD_M_A
TD_P_B
TD_M_B
TD_P_C
TD_M_C
TD_P_D
TD_M_D
OTHER PINS
Reserved
2
3
1
2
A
A
A
A
A
A
A
A
Differential Transmit and Receive Signals
Differential Transmit and Receive Signals
Differential Transmit and Receive Signals
Differential Transmit and Receive Signals
Differential Transmit and Receive Signals
Differential Transmit and Receive Signals
Differential Transmit and Receive Signals
Differential Transmit and Receive Signals
5
4
6
5
10
11
13
14
7
8
10
11
1, 7, 9, 16
15
A
A
Reserved
Bias Resistor Connection. A 11 kΩ+/-1% resistor should be connected from
RBIAS to GND.
RBIAS
12
POWER AND GROUND PINS
I/O Power: 1.8V (±5%), 2.5V (±5%) or 3.3V (±5%). Each pin requires a 1µF &
0.1µF capacitor to GND
VDDIO
23, 41, 57 19, 30, 41
P
P
1.8V Analog Supply (+/-5%).
No external supply is required for this pin. When unused, no connections
should be made to this pin.
VDDA1P8
17, 64
13, 48
3, 9
For additional power savings, an external 1.8V supply can be connected to
these pins. When using an external supply, each pin requires a 1µF & 0.1µF
capacitor to GND.
2.5V Analog Supply (+/-5%). Each pin requires a 1µF & 0.1µF capacitor to
GND
VDDA2P5
VDD1P1
VDD1P0
GND
4, 12
P
P
P
P
1.1V Analog Supply (+/-5%). Each pin requires a 1µF & 0.1µF capacitor to
GND
8, 29, 42, 58
6, 24, 31,
42
1.0V Analog Supply (+15.5%,-5%). Each pin requires a 1µF & 0.1µF capacitor
to GND
Die Attach Die Attach
Pad Pad
Ground
(1) The functionalities of the pins are defined below.
•
•
•
•
•
•
Type I: Input
Type O: Output
Type I/O: Input /Output
Type PD or PU: Internal Pull-down or Pull-up
Type S: Strap Configuration Pin
Type: A Analog pins
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
6.1 Unused Pins
DP83867 has internal pullups or pulldowns on most pins. The data sheet details which pins have internal pullups
or pulldowns and which pins require external pull resistors.
Even though a device may have internal pullup or pulldown resistors, a good practice is to terminate unused
inputs rather than allowing them to float. Floating inputs could result in unstable conditions. This
recommendation does not apply to VDD1P8 pins. When unused, these pins should be left floating. It is
considered a safer practice to pull an unused input pin high or low with a pullup or pulldown resistor. It is also
possible to group together adjacent unused input pins, and as a group pull them up or down using a single
resistor.
Copyright © 2022 Texas Instruments Incorporated
14
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
UNIT
VDDA2P5
VDDA1P8
3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–60
2.1
(VDD1P1/VDD1P0)
Supply voltage
1.3
V
3.3-V option
3.8
2.5-V option
1.8-V option
3
VDDIO
2.1
6.5
MDI
VDDIO + 0.3
VDDIO + 0.3
VDDIO + 0.3
2.1
MAC interface, MDIO, MDC, GPIO
INT/PWDN, RESET
JTAG
V
Pins
XI (Oscillator Clock Input)
V
Storage temperature, Tstg
150
°C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
7.2 ESD Ratings
VALUE
UNIT
All pins except Media
Dependent Interface pins
±2500
Human-body model (HBM), per ANSI/
ESDA/JEDEC JS-001(1)
Media Dependent Interface
pins (IRPAP/IRRGZ) (2)
±8000
±6000
Electrostatic
discharge
V(ESD)
V
Media Dependent Interface
pins (CRRGZ)
±1500 (RGZ)
±750 (PAP)
Charged-device model (CDM), per JEDEC specification JESD22-C101(3)
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 500-V HBM is possible with the necessary precautions. Pins listed as ±8 V and/or ± 2 V may actually have higher
performance.
(2) MDI Pins tested as per IEC 61000-4-2 standards.
(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
2.375
1.71
TYP
2.5
1.8
1.1
1
MAX
2.625
1.89
UNIT
VDDA2P5
VDDA1P8
VDD1P1 (PAP)
VDD1P0 (RGZ)
1.045
0.95
1.155
1.155
3.45
Supply voltage
V
3.3-V option
2.5-V option
1.8-V option
3.15
3.3
2.5
1.8
VDDIO
2.375
1.71
2.625
1.89
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
15
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
7.3 Recommended Operating Conditions (continued)
over operating free-air temperature range (unless otherwise noted)
MIN
0
TYP
25
MAX
UNIT
°C
Commercial (DP83867CRRGZ)
Operating free air temperature
70
85
90
25
°C
–40
0
Commercial (DP83867CRRGZ)
°C
Operating junction temperature
Industrial (DP83867IRRGZ)
Industrial (DP83867IRPAP)
105
°C
–40
7.4 Thermal Information
THERMAL METRIC(1)
DP83867IR
DP83867IR,
DP83867CR
UNIT
PAP (HTQFP)
64 PINS
30.9
RGZ (QFN)
48 PINS
30.8
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-case (bottom) thermal resistance
Junction-to-board thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJC(bot)
RθJB
13.6
18.7
0.9
1.4
15.6
7.5
0.4
0.3
Junction-to-top characterization parameter
Junction-to-board characterization parameter
ψJT
15.5
7.5
ψJB
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
7.5 Electrical Characteristics
The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These
specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life
of the product containing it.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
3.3-V VDDIO
VOH
High level output voltage
Low level output voltage
High level input voltage
Low level input voltage
2
V
V
V
V
IOH = –4 mA
VOL
IOL = 4 mA
0.6
0.7
VIH
1.7
VIL
2.5-V VVDDIO
VOH
VOL
High level output voltage
Low level output voltage
High level input voltage
Low level input voltage
VDDIO × 0.8
V
V
V
V
IOH = –4 mA
IOL = 4 mA
0.6
0.7
VIH
1.7
VIL
1.8-V VDDIO
VOH
VOL
High level output voltage
Low level output voltage
High level input voltage
Low level input voltage
V
V
V
V
IOH = –1 mA
V
DDIO –0.2
IOL = 1 mA
0.2
VIH
0.7 × VDDIO
VIL
0.2 × VDDIO
XI INPUT VOLTAGE
VOSC
Input voltage for 25 MHz
Oscillator
1.5
1.4
1.9
Vpp
VIH
VIL
High level input voltage
Low level input voltage
V
V
0.45
Copyright © 2022 Texas Instruments Incorporated
16
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
7.5 Electrical Characteristics (continued)
The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These
specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life
of the product containing it.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DC CHARACTERISTICS
IIH
Input high current
VIN = VDD, TA = –40°C to
+85°C
10
10
µA
µA
–10
–10
–10
IIL
Input low current
VIN = GND, TA = –40°C to
+85°C
IOZ
TRI-STATE output current
Input capacitance
VOUT = VDD, VOUT = GND,
TA = –40°C to +85°C
10
5
µA
pF
CIN
PMD OUTPUTS
See (3)
IRPAP/IRRGZ
CRRGZ
1.54
0.95
0.67
1.75
1.75
1
1.96
1.05
0.82
V Peak
Differential
VOD-10
MDI
IRPAP/IRRGZ
CRRGZ
V Peak
Differential
VOD-100
MDI
MDI
1
IRPAP/IRRGZ
CRRGZ
0.745
0.745
V Peak
Differential
VOD-1000
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
17
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
7.5 Electrical Characteristics (continued)
The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These
specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life
of the product containing it.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER CONSUMPTION
PAP
P1000
Power consumption, 2
supplies (1) (2)
530
490
mW
mW
P1000
Power consumption, optional
3rd supply(1) (2)
IDD25
Supply Current, 2 supplies
141
125
22
mA
mA
mA
IDD11
IDDIO (1.8 V)
IDD25
Supply Current, optional 3rd
supply
90
mA
IDD11
125
51
mA
mA
mA
IDD18
IDDIO (1.8 V)
RGZ
19
P1000
Power consumption, 2
supplies (1) (2)
495
457
mW
mW
P1000
Power consumption, optional
3rd supply(1) (2)
IDD25
Supply Current, 2 supplies
137
108
24
mA
mA
mA
IDD10
IDDIO (1.8 V)
IDD25
Supply Current, optional 3rd
supply
86
mA
IDD10
108
50
mA
mA
mA
IDD18
IDDIO (1.8 V)
24
(1) Power consumption represents total operational power for 1000BASE-T.
(2) See 节10 for details on 2-supply and 3-supply configuration.
(3) Ensured by production test, characterization, or design.
7.6 Power-Up Timing
See 图7-13.
PARAMETER
TEST CONDITIONS(1)
MIN
NOM
MAX UNIT
Post power-up stabilization time prior to MDC MDIO is pulled high for 32-bit serial
T1
T2
T3
200
200
64
ms
preamble for register accesses
management initialization.
Hardware Configuration Pins are
described in 节8.5.1.
Hardware configuration latch-in time from
power up
ms
ns
Hardware configuration pins transition to
output drivers
(1) Ensured by production test, characterization, or design.
Copyright © 2022 Texas Instruments Incorporated
18
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
7.7 Reset Timing
See 图7-14.
PARAMETER
TEST CONDITIONS (1)
MIN
NOM
MAX UNIT
MDIO is pulled high for 32-bit serial
management initialization.
MDC may toggle during this period when
MDIO remains high.
Post RESET stabilization time prior to MDC
preamble for register accesses
T1
195
µs
T2
T3
T4
Hardware Configuration Pins are
described in 节8.5.1.
Hardware configuration latch-in time from the
deassertion of RESET (either soft or hard)
120
64
ns
ns
µs
Hardware configuration pins transition to
output drivers
X1 Clock must be stable for a minimum of
1 μs during RESET pulse low time
RESET pulse width
1
(1) Ensured by production test, characterization, or design.
7.8 MII Serial Management Timing
See 图7-15.
PARAMETER
TEST CONDITIONS(1)
MIN
0
NOM MAX UNIT
T1
T2
T3
T4
MDC to MDIO (output) delay time
MDIO (input) to MDC setup time
MDIO (input) to MDC hold time
MDC frequency
10
ns
ns
ns
10
10
2.5
25 MHz
(1) Ensured by production test, characterization, or design.
7.9 RGMII Timing
See 图7-16 and .图7-17
PARAMETER
TEST CONDITIONS(5)
MIN
NOM
MAX UNIT
Data to Clock output Skew
(at Transmitter)
TskewT
TskewR
TsetupT
TholdT
See (1)
See (1)
See (4)
See (4)
See (4)
See (4)
0
1.8
2
500
2.6
ps
ns
ns
ns
ns
–500
1
Data to Clock input Skew
(at Receiver)
Data to Clock output Setup
(at Transmitter –internal delay)
1.2
Clock to Data output Hold
(at Transmitter –internal delay)
1.2
1
2
Data to Clock input Setup
(at Reciever –internal delay)
TsetupR
TholdR
2
Clock to Data input Hold
(at Receiver –internal delay)
1
2
ns
ns
Tcyc
Clock Cycle Duration
Duty Cycle for Gigabit
Duty Cycle for 10/100T
Rise Time (20% to 80%)
Fall Time (20% to 80%)
RGMII to MDI Latency
MDI to RGMII Latency
See (2)
7.2
45
40
8
50
50
8.8
55%
60%
0.75
0.75
Duty_G
Duty_T
TR
See (3) (7)
See (3) (7)
ns
ns
ns
ns
TF
TTXLAT
TRXLAT
See (6)
See (6)
88
288
(1) When operating without RGMII internal delay, the PCB design requires clocks to be routed such that an additional trace delay of
greater than 1.5 ns is added to the associated clock signal.
(2) For 10-Mbps and 100-Mbps, Tcyc will scale to 400 ns ± 40 ns and 40 ns ± 4 ns.
(3) Duty cycle may be stretched or shrunk during speed changes or while transitioning to a received packet’s clock domain as long as
minimum duty cycle is not violated and stretching occurs for no more that three Tcyc of the lowest speed transitioned between.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
19
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
(4) Device may operate with or without internal delay.
(5) Ensured by production test, characterization, or design.
(6) Operating in 1000Base-T .
(7) Duty cycle values are defined in percentages of the nominal clock speed. For example, the minimum Gigabit RGMII clock pulse
duration is 45 % of 8 ns.
7.10 GMII Transmit Timing(2)
See 图7-6.
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX UNIT
T1
T2
T3
GTX_CLK Duty Cycle
GTX_CLK Rise / Fall Time
40%
60%
1
ns
ns
Setup from valid TXD, TX_EN
and TX_ER to rising edge of
GTX_CLK
2
0.5
T4
Hold from rising edge of
GTX_CLK to invalid TXD,
TX_EN, and TX_ER
ns
T5
T6
GTX_CLK Stability
100
ppm
ns
–100
GMII to MDI Latency
See (1)
72
(1) Operating in 1000Base-T .
(2) Ensured by production test, characterization, or design.
7.11 GMII Receive Timing(2)
See 图7-7.
PARAMETER
TEST CONDITIONS
MIN
0.5
NOM
MAX UNIT
T1
Rising edge of RX_CLK to RXD,
RX_DV, and RX_ER delay
5.5
ns
T2
T3
T4
RX_CLK Duty Cycle
RX_CLK Rise / Fall Time
MDI to GMII Latency
40%
60%
1
ns
ns
See (1)
264
(1) Operating in 1000Base-T.
(2) Ensured by production test, characterization, or design.
7.12 100-Mbps MII Transmit Timing(1)
See 图7-8.
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX UNIT
T1
T2
TX_CLK High/Low Time
16
20
24
ns
ns
TXD[3:0], TX_EN Data Setup to
TX_CLK
10
0
T3
TXD[3:0], TX_EN Data Hold from
TX_CLK
ns
(1) Ensured by production test, characterization, or design.
7.13 100-Mbps MII Receive Timing(2)
See 图7-9.
PARAMETER
TEST CONDITIONS
See (1)
MIN
16
NOM
MAX UNIT
T1
T2
RX_CLK High/Low Time
20
24
30
ns
ns
RX_CLK to RXD[3:0], RX_DV,
RX_ER Delay
10
(1) RX_CLK may be held low or high for a longer period of time during transition between reference and recovered clocks. Minimum high
and low times will not be violated.
(2) Ensured by production test, characterization, or design.
Copyright © 2022 Texas Instruments Incorporated
20
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
7.14 10-Mbps MII Transmit Timing(2)
See 图7-10.
PARAMETER
TEST CONDITIONS
See (1)
MIN
NOM
MAX UNIT
T1
T2
TX_CLK High/Low Time
190
200
210
ns
ns
TXD[3:0], TX_EN Data Setup to
TX_CLK falling edge
25
0
T3
TXD[3:0], TX_EN Data Hold from
TX_CLK rising edge
ns
(1) An attached MAC should drive the transmit signals using the positive edge of TX_CLK. As shown below, the MII signals are sampled
on the falling edge of TX_CLK.
(2) Ensured by production test, characterization, or design.
7.15 10-Mbps MII Receive Timing(2)
See 图7-11.
PARAMETER
TEST CONDITIONS
See (1)
MIN
NOM
MAX UNIT
T1
T2
RX_CLK High/Low Time
160
200
240
300
ns
ns
RXD[3:0], RX_DV transition delay
from RX_CLK rising edge
100
100
T3
RX_CLK rising edge delay from
RXD[3:0], RX_DV valid data
(1) RX_CLK may be held low for a longer period of time during transition between reference and recovered clocks. Minimum high and low
times will not be violated.
(2) Ensured by production test, characterization, or design.
7.16 DP83867IR/CR Start of Frame Detection Timing
See 图7-12.
PARAMETER
TEST CONDITIONS
1000-Mb Master
MIN
0
NOM
MAX UNIT
0
0
ns
ns
ns
ns
ns
ns
T1
T2
Transmit SFD variation(1) (2)
1000-Mb Slave
100-Mb
0
0
16
8
1000-Mb Master
1000-Mb Slave
100-Mb
–8
–8
0
Receive SFD variation(1) (2)
8
0
(1) A larger variation may be seen on SFD pulses than the variation specified here. To achieve the determinism specification listed, see
the 节8.3.2.1 section for a method to compensate for variation in the SFD pulses.
(2) Variation of SFD pulses occurs from link-up to link-up. Packet to packet variation is fixed using the estimation method in 节8.3.2.1.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
VDD
XI clock
T1
Hardware
RESET_N
32
CLOCKS
MDC
T2
Latch-In of Hardware
Configuration Pins
T3
Dual Function Pins
Become Enabled As Outputs
INPUT
OUTPUT
图7-1. Power-Up Timing
VDD
XI clock
T1
T4
Hardware
RESET_N
32
CLOCKS
MDC
T2
Latch-In of Hardware
Configuration Pins
T3
Dual Function Pins
Become Enabled As Outputs
Input
Output
图7-2. Reset Timing
MDC
T4
T1
MDIO
(output)
MDC
T2
T3
MDIO
(input)
Valid Data
图7-3. MII Serial Management Timing
Copyright © 2022 Texas Instruments Incorporated
22
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
GTX
(at Transmitter)
TskewT
TXD [8:5][3:0]
TXD [7:4][3:0]
TXD [8:5]
TXD [7:4]
TXD [3:0]
TXD [4]
TXEN
TXD [9]
TXERR
TX_CTL
TskewR
GTX
(at Receiver)
图7-4. RGMII Transmit Multiplexing and Timing Diagram
RXC
(Source of Data)
RXC with Internal
Delay Added
TsetupT
RXD [8:5][3:0]
RXD [7:4][3:0]
RXD [8:5]
RXD [7:4]
RXD [3:0]
TholdT
RXD [4]
RXDV
RXD [9]
RXERR
RX_CTL
RXC
(at Receiver)
TholdR
TsetupR
图7-5. RGMII Receive Multiplexing and Timing Diagram
tT5t
tT1t
GTX_CLK
T2
T4
T2
TXD [7:0]
TX_EN
TX_ER
T3
tT6t
MDI
Start of Frame
图7-6. GMII Transmit Timing
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
23
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
tT2t
T3
T3
RX_CLK
tT1t
RXD [7:0]
RX_DV
RX_ER
Valid Data
tT4t
MDI
Start of Frame
图7-7. GMII Receive Timing
T1
T1
TX_CLK
T2
T3
TXD[3:0]
TX_EN
Valid Data
图7-8. 100-Mbps MII Transmit Timing
T1
T1
RX_CLK
T2
RXD[3:0]
RX_DV
RX_ER
Valid Data
图7-9. 100-Mbps MII Receive Timing
T1
T1
TX_CLK
T2
T3
TXD[3:0]
TX_EN
Valid Data
图7-10. 10-Mbps MII Transmit Timing
Copyright © 2022 Texas Instruments Incorporated
24
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
T1
T1
RX_CLK
T2
T3
RXD[3:0]
RX_DV
Valid Data
图7-11. 10-Mbps MII Receive Timing
T1
TX SFD
Packet
Transmitted
on Wire
Packet
Received
from Wire
T2
RX SFD
图7-12. DP83867IR/CR Start of Frame Delimiter Timing
7.17 Timing Diagrams
VDD
XI clock
T1
Hardware
RESET_N
32
CLOCKS
MDC
T2
Latch-In of Hardware
Configuration Pins
T3
Dual Function Pins
Become Enabled As Outputs
INPUT
OUTPUT
图7-13. Power-Up Timing
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
25
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
VDD
XI clock
T1
T4
Hardware
RESET_N
32
CLOCKS
MDC
T2
Latch-In of Hardware
Configuration Pins
T3
Dual Function Pins
Become Enabled As Outputs
Input
Output
图7-14. Reset Timing
MDC
T4
T1
MDIO
(output)
MDC
T2
T3
MDIO
(input)
Valid Data
图7-15. MII Serial Management Timing
GTX
(at Transmitter)
TskewT
TXD [8:5][3:0]
TXD [7:4][3:0]
TXD [8:5]
TXD [3:0]
TXD [7:4]
TXD [4]
TXEN
TXD [9]
TXERR
TX_CTL
TskewR
GTX
(at Receiver)
图7-16. RGMII Transmit Multiplexing and Timing Diagram
Copyright © 2022 Texas Instruments Incorporated
26
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
RXC
(Source of Data)
RXC with Internal
Delay Added
TsetupT
RXD [8:5][3:0]
RXD [7:4][3:0]
RXD [8:5]
RXD [7:4]
RXD [3:0]
TholdT
RXD [4]
RXDV
RXD [9]
RXERR
RX_CTL
RXC
(at Receiver)
TholdR
TsetupR
图7-17. RGMII Receive Multiplexing and Timing Diagram
tT5t
tT1t
GTX_CLK
T2
T4
T2
TXD [7:0]
TX_EN
TX_ER
T3
tT6t
MDI
Start of Frame
图7-18. GMII Transmit Timing
tT2t
T3
T3
RX_CLK
tT1t
RXD [7:0]
RX_DV
RX_ER
Valid Data
tT4t
MDI
Start of Frame
图7-19. GMII Receive Timing
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
27
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
T1
T1
TX_CLK
T2
T3
TXD[3:0]
TX_EN
Valid Data
图7-20. 100-Mbps MII Transmit Timing
T1
T1
RX_CLK
T2
RXD[3:0]
RX_DV
RX_ER
Valid Data
图7-21. 100-Mbps MII Receive Timing
T1
T1
TX_CLK
T2
T3
TXD[3:0]
TX_EN
Valid Data
图7-22. 10-Mbps MII Transmit Timing
T1
T1
RX_CLK
T2
T3
RXD[3:0]
RX_DV
Valid Data
图7-23. 10-Mbps MII Receive Timing
Copyright © 2022 Texas Instruments Incorporated
28
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
T1
TX SFD
Packet
Transmitted
on Wire
Packet
Received
from Wire
T2
RX SFD
图7-24. DP83867IR/CR Start of Frame Delimiter Timing
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
29
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
7.18 Typical Characteristics
Time (4 ns/DIV)
Time (32 ns/DIV)
1000Base-T Signaling
100Base-TX Signaling
(Scrambled Idles)
(Test Mode TM2 Output)
图7-25. 1000Base-T Signaling
图7-26. 100Base-TX Signaling
Copyright © 2022 Texas Instruments Incorporated
30
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8 Detailed Description
8.1 Overview
The DP83867 is a fully featured Physical Layer transceiver with integrated PMD sub-layers to support 10BASE-
Te, 100BASE-TX and 1000BASE-T Ethernet protocols.
The DP83867 is designed for easy implementation of 10/100/1000 Mbps Ethernet LANs. It interfaces directly to
twisted pair media via an external transformer. This device interfaces directly to the MAC layer through the IEEE
802.3u Standard Media Independent Interface (MII), the IEEE 802.3z Gigabit Media Independent Interface
(GMII), or Reduced GMII (RGMII).
The DP83867 provides precision clock synchronization, including a synchronous Ethernet clock output. It has
low jitter, low latency and provides IEEE 1588 Start of Frame Detection for time sensitive protocols.
The DP83867 offers innovative diagnostic features including dynamic link quality monitoring for fault prediction
during normal operation. It can support up to 130-m cable length.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
31
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.2 Functional Block Diagram
MGMT INTERFACE
COMBINED MII / GMII / RGMII INTERFACE
MGNT
& PHY CNTRL
MUX / DMUX
MII
GMII
1000BASE-T
Block
100BASE-TX
Block
10BASE-Te
Block
MII
MII
GMII
100BASE-TX
PCS
1000BASE-T
PCS
Echo cancellation
Crosstalk cancellation
ADC
10BASE-Te PLS
Decode / Descramble
Equalization
Timing
Skew compensation
BLW
Wake on
LAN
100BASE-TX
PMA
10BASE-Te
PMA
10000BASE-T
PMA
Auto-
Negotiation
Manchester
10 Mbps
100BASE-TX
PMD
PAM-5
17 Level PR Shaped
125 Msymbols/s
MLT-3
100 Mbps
DAC / ADC
SUBSYSTEM
TIMING
DRIVERS /
RECEIVERS
DAC / ADC
TIMING BLOCK
MAGNETICS
4-pair CAT-5 Cable
图8-1. DP83867IRPAP
Copyright © 2022 Texas Instruments Incorporated
32
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
MGMT INTERFACE
RGMII INTERFACE
MGNT
& PHY CNTRL
MUX / DMUX
1000BASE-T
Block
100BASE-TX
Block
10BASE-Te
Block
100BASE-TX
PCS
1000BASE-T
PCS
Echo cancellation
Crosstalk cancellation
ADC
10BASE-Te PLS
Decode / Descramble
Equalization
Timing
Skew compensation
BLW
Wake on
LAN
100BASE-TX
PMA
10BASE-Te
PMA
10000BASE-T
PMA
Auto-
Negotiation
Manchester
10 Mbps
100BASE-TX
PMD
PAM-5
17 Level PR Shaped
125 Msymbols/s
MLT-3
100 Mbps
DAC / ADC
SUBSYSTEM
TIMING
DRIVERS /
RECEIVERS
DAC / ADC
TIMING BLOCK
MAGNETICS
4-pair CAT-5 Cable
图8-2. DP83867IRRGZ, DP83867CRRGZ
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
33
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.3 Feature Description
8.3.1 WoL (Wake-on-LAN) Packet Detection
Wake-on-LAN provides a mechanism for bringing the DP83867 out of a low-power state using a special Ethernet
packet called a Magic Packet. The DP83867 can be configured to generate an interrupt to wake up the MAC
when a qualifying packet is received. An option is also available to generate a signal on a GPIO when a
qualifying signal is received.
备注
Please ensure that BMCR (register address 0x0000) bit[10] is disabled, when using the WoL feature.
This bit enables the MII ISOLATE function used to disable the MAC interface of the PHY, also
disabling the WoL interrupt on this PHY. If the WoL feature is needed while MII ISOLATE is enabled
please use TI's DP83869HM PHY instead.
The Wake-on-LAN feature includes the following functionality:
• Identification of magic packets in all supported speeds (1000BASE-T, 100BASE-TX, 10BASE-Te)
• Wakeup interrupt generation upon receiving a valid magic packet
• CRC checking of magic packets to prevent interrupt generation for invalid packets
In addition to the basic magic packet support, the DP83867 also supports:
• Magic packets that include secure-on password
• Pattern match –one configurable 64 byte pattern of that can wake up the MAC similar to magic packet
• Independent configuration for Wake on Broadcast and Unicast packet types.
8.3.1.1 Magic Packet Structure
When configured for Magic Packet mode, the DP83867 scans all incoming frames addressed to the node for a
specific data sequence. This sequence identifies the frame as a Magic Packet frame.
备注
The Magic Packet should be byte aligned.
A Magic Packet frame must also meet the basic requirements for the LAN technology chosen, such as SOURCE
ADDRESS, DESTINATION ADDRESS (which may be the receiving station’s IEEE address or a BROADCAST
address), and CRC.
The specific Magic Packet sequence consists of 16 duplications of the IEEE address of this node, with no breaks
or interruptions, followed by secure-on password if security is enabled. This sequence can be located anywhere
within the packet, but must be preceded by a synchronization stream. The synchronization stream is defined as
6 bytes of FFh.
Copyright © 2022 Texas Instruments Incorporated
34
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
DEST (6 bytes)
SRC (6 bytes)
MISC (X bytes, X >= 0)
FF… FF (6 bytes)
MAGIC pattern
DEST * 16
SecureOn Password (6 bytes)
MISC (Y bytes, Y >= 0)
CRC (4 bytes)
Only if Secure-On is enabled
图8-3. Magic Packet Structure
8.3.1.2 Magic Packet Example
The following is an example Magic Packet for a Destination Address of 11h 22h 33h 44h 55h 66h and a
SecureOn Password 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh:
DESTINATION SOURCE MISC FF FF FF FF FF FF 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11
22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44
55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11
22 33 44 55 66 11 22 33 44 55 66 2A 2B 2C 2D 2E 2F MISC CRC
8.3.1.3 Wake-on-LAN Configuration and Status
Wake-on-LAN functionality is configured through the RXFCFG register (address 0x0134). Wake-on-LAN status
is reported in the RXFSTS register (address 0x0135).
8.3.2 Start of Frame Detect for IEEE 1588 Time Stamp
The DP83867 supports an IEEE 1588 indication pulse at the SFD (start frame delimiter) for the receive and
transmit paths. The pulse can be delivered to various pins. The pulse indicates the actual time the symbol is
presented on the lines (for transmit), or the first symbol received (for receive). The exact timing of the pulse can
be adjusted through register. Each increment of phase value is an 8-ns step.
图8-4. IEEE 1588 Message Timestamp Point
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
35
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
The SFD pulse output can be configured using the GPIO Mux Control registers, GPIO_MUX_CTRL1 (register
address 0x0171) and GPIO_MUX_CTRL2 (register address 0x0172). The RGZ devices support only register
GPIO_MUX_CTRL2 (address 0x172).
For more information about configuring the DP83867's SFD feature, see the How to Configure DP83867 Start of
Frame application report (SNLA242).
8.3.2.1 SFD Latency Variation and Determinism
Time stamping packet transmission and reception using the RX_CTRL and TX_CTRL signals of RGMII is not
accurate enough for latency sensitive protocols. SFD pulses offers system designers a method to improve the
accuracy of packet time stamping. The SFD pulse, while varying less than RGMII signals inherently, still exhibits
latency variation due to the defined architecture of 1000BASE-T. This section provides a method to determine
when an SFD latency variation has occurred and how to compensate for the variation in system software to
improve timestamp accuracy.
In the following section the terms baseline latency and SFD variation are used. Baseline latency is the time
measured between the TX_SFD pulse to the RX_SFD pulse of a connected link partner, assuming an Ethernet
cable with all 4 pairs perfectly matched in propagation time. In the scenario where all 4 pairs being perfectly
matched, a 1000BASE-T PHY will not have to align the 4 received symbols on the wire and will not introduce
extra latency due to alignment.
TX SFD
Baseline Latency
RX SFD
SFD Variation
图8-5. Baseline Latency and SFD Variation in Latency Measurement
SFD variation is additional time added to the baseline latency before the RX_SFD pulse when the PHY must
introduce latency to align the 4 symbols from the Ethernet cable. Variation can occur when a new link is
established either by cable connection, auto-negotiation restart, PHY reset, or other external system effects.
During a single, uninterrupted link, the SFD variation will remain constant.
The DP83867 can limit and report the variation applied to the SFD pulse while in the 1000-Mb operating mode.
Before a link is established in 1000-Mb mode, the Sync FIFO Control Register (register address 0x00E9) must
be set to value 0xDF22. The below SFD variation compensation method can only be applied after the Sync FIFO
Control Register has been initialized and a new link has been established. It is acceptable to set the Sync FIFO
Control register value and then perform a software restart by setting the SW_RESTART bit[14] in the Control
Register (register address 0x001F) if a link is already present.
8.3.2.1.1 1000-Mb SFD Variation in Master Mode
When the DP83867 is operating in 1000-Mb master mode, variation of the RX_SFD pulse can be estimated
using the Skew FIFO Status register (register address 0x0055) bit[7:4]. The value read from the Skew FIFO
Status register bit[7:4] must be multiplied by 8 ns to estimate the RX_SFD variation added to the baseline
latency.
Example: While operating in master 1000-Mb mode, a value of 0x2 is read from the Skew FIFO register bit[7:4].
2 × 8 ns = 16 ns is subtracted from the TX_SFD to RX_SFD measurement to determine the baseline latency.
8.3.2.1.2 1000-Mb SFD Variation in Slave Mode
When the DP83867 is operating in 1000-Mb slave mode, the variation of the RX_SFD pulse can be determined
using the Skew FIFO Status register (register address 0x0055) bit[3:0].The value read from the Skew FIFO
Status register bit[3:0] should be multiplied by 8ns to estimate the RX_SFD variation added to the baseline
latency.
Copyright © 2022 Texas Instruments Incorporated
36
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
Example: While operating in slave 1000-Mb mode, a value of 0x1 is read from the Skew FIFO register bit[3:0].
1 × 8 ns = 8 ns is subtracted from the TX_SFD to RX_SFD measurement to determine the baseline latency.
8.3.2.1.3 100-Mb SFD Variation
The latency variation in 100-Mb mode of operation is determined by random process and does not require any
register readout or system level compensation of SFD pulses.
8.3.3 Clock Output
The DP83867 has several internal clocks, including the local reference clock, the Ethernet transmit clock, and
the Ethernet receive clock. An external crystal or oscillator provides the stimulus for the local reference clock.
The local reference clock acts as the central source for all clocking in the device.
The local reference clock is embedded into the transmit network packet traffic and is recovered from the network
packet traffic at the receiver node. The receive clock is recovered from the received Ethernet packet data stream
and is locked to the transmit clock in the partner.
Using the I/O Configuration register (address 0x0170), the DP83867 can be configured to output these internal
clocks through the CLK_OUT pin. By default, the output clock is synchronous to the XI oscillator / crystal input.
Through registers, the output clock can be configured to be synchronous to the receive data at the 125-MHz
data rate or at the divide by 5 rate of 25 MHz. It can also be configured to output the line driver transmit clock.
When operating in 1000Base-T mode, the output clock can be configured for any of the four transmit or receive
channels.
The output clock can be disabled using the CLK_O_DISABLE bit of the I/O Configuration register. It can also be
disabled by default using the Clock Out Disable strap. This strap is only available for the PAP devices. For more
information, see 节8.5.1.
8.4 Device Functional Modes
8.4.1 MAC Interfaces
The DP83867 supports connection to an Ethernet MAC via the following interfaces: RGMII, GMII, and MII.
The RGMII Disable strap (RX_D6) determines the default state of the MAC interface. The RGMII Disable strap
corresponds to the RGMII Enable (bit 7) in the RGMIICTL register (address 0x0032). When RGMII mode is
disabled, the DP83867 operates in GMII mode.
RGMII ENABLE (Register 0x0032, bit 7)
DEVICE FUNCTIONAL MODE
0x1
0x0
RGMII
GMII
The initial strap value for the RGMII disable is also available in the Strap Configuration Status Register 1
(STRAP_STS1).
8.4.1.1 Reduced GMII (RGMII)
The Reduced Gigabit Media Independent Interface (RGMII) is designed to reduce the number of pins required to
interconnect the MAC and PHY (12 pins for RGMII relative to 24 pins for GMII). To accomplish this goal, the data
paths and all associated control signals are reduced and are multiplexed. Both rising and trailing edges of the
clock are used. For Gigabit operation the GTX_CLK and RX_CLK clocks are 125 MHz, and for 10- and 100-
Mbps operation, the clock frequencies are 2.5 MHz and 25 MHz, respectively.
For more information about RGMII timing, see the RGMII Interface Timing Budgets application report
(SNLA243).
8.4.1.1.1 1000-Mbps Mode Operation
All RGMII signals are positive logic. The 8-bit data is multiplexed by taking advantage of both clock edges. The
lower 4 bits are latched on the positive clock edge and the upper 4 bits are latched on trailing clock edge. The
control signals are multiplexed into a single clock cycle using the same technique.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
37
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
To reduce power consumption of RGMII interface, TXEN_ER and RXDV_ER are encoded in a manner that
minimizes transitions during normal network operation. This is done by following encoding method. Note that the
value of GMII_TX_ER and GMII_TX_EN are valid at the rising edge of the clock. In RGMII mode, GMII_TX_ER
is presented on TX_CTRL at the falling edge of the GTX_CLK clock. RX_CTRL coding is implemented the same
fashion.
When receiving a valid frame with no error, RX_CTRL = True is generated as a logic high on the rising edge of
RX_CLK and RX_CTRL = False is generated as a logic high at the falling edge of RX_CLK. When no frame is
being received, RX_CTRL = False is generated as a logic low on the rising edge of RX_CLK and RX_CTRL =
False is generated as a logic low on the falling edge of RX_CLK.
TX_CTRL is treated in a similar manner. During normal frame transmission, the signal stays at a logic high for
both edges of GTX_CLK and during the period between frames where no error is indicated, the signal stays low
for both edges.
8.4.1.1.2 1000-Mbps Mode Timing
The DP83867 provides configurable clock skew for the GTX_CLK and RX_CLK to optimize timing across the
interface. The transmit and receive paths can be optimized independently. Both the transmit and receive path
support 16 programmable RGMII delay modes via register configuration.
The timing paths can either be configured for Aligned mode or Shift mode. In Aligned mode, no clock skew is
introduced. In Shift mode, the clock skew can be introduced in 0.25 ns increments (via register configuration).
Configuration of the Aligned mode or Shift mode is accomplished via the RGMII Control Register (RGMIICTL),
address 0x0032. In Shift mode, the clock skew can be adjusted using the RGMII Delay Control Register
(RGMIIDCTL), address 0x0086.
8.4.1.1.3 10- and 100-Mbps Mode
When the RGMII interface is operating in the 100-Mbps mode, the Ethernet Media Independent Interface (MII) is
implemented by reducing the clock rate to 25 MHz. For 10-Mbps operation, the clock is further reduced to 2.5
MHz. In the RGMII 10/100 mode, the transmit clock RGMII TX_CLK is generated by the MAC and the receive
clock RGMII RX_CLK is generated by the PHY. During the packet receiving operation, the RGMII RX_CLK may
be stretched on either the positive or negative pulse to accommodate the transition from the free-running clock to
a data synchronous clock domain. When the speed of the PHY changes, a similar stretching of the positive or
negative pulses is allowed. No glitch is allowed on the clock signals during clock speed transitions.
This interface operates at 10- and 100-Mbps speeds the same way it does at 1000-Mbps mode with the
exception that the data may be duplicated on the falling edge of the appropriate clock.
The MAC holds the RGMII TX_CLK low until it has ensured that it is operating at the same speed as the PHY.
PHY
MAC
TX_CTRL
GTX_CLK
TX_D [3:0]
RX_CTRL
RX_CLK
RX_D [3:0]
图8-6. RGMII Connections
Copyright © 2022 Texas Instruments Incorporated
38
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.4.1.2 Gigabit MII (GMII)
The Gigabit Media Independent Interface (GMII) is the IEEE defined interface for use between an Ethernet PHY
and an Ethernet MAC. GMII is available on the PAP devices only. The purpose of GMII is to make various
physical media transparent to the MAC layer. The GMII Interface accepts either GMII or MII data, control and
status signals and routes them either to the 1000BASE-T, 100BASE-TX, or 10BASE-Te modules, respectively.
The GMII interface has the following characteristics:
• Supports 10/100/1000 Mbps operation
• Data and delimiters are synchronous to clock references
• Provides independent 8-bit wide transmit and receive data paths
• Provides a simple management interface
• Provides for Full-Duplex operation
The GMII interface is defined in IEEE 802.3 Clause 35. In each direction of data transfer, there are Data (an
eight-bit bundle), Delimiter, Error, and Clock signals. GMII signals are defined such that an implementation may
multiplex most GMII signals with the similar PCS service interface defined in IEEE 802.3 Clause 22. Two media
status signals are provided. One indicates the presence of carrier (CRS), and the other indicates the occurrence
of a collision (COL). The MII signal names have been retained and the functions of most signals are the same,
but additional valid combinations of signals have been defined for 1000 Mbps operation.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
39
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
The connection diagram for GMII is shown in 图8-7.
图8-7. GMII Connections
8.4.1.3 Media Independent Interface (MII)
MII connections are used for 10/100 data. MII is compatible with GMII and will be used for 10/100 data when the
device is configured for GMII. MII is available on PAP devices only.
The DP83867 incorporates the Media Independent Interface (MII) as specified in Clause 22 of the IEEE 802.3
standard. This interface may be used to connect PHY devices to a MAC in 10/100 Mbps systems. This section
describes the nibble wide MII data interface.
The nibble wide MII data interface consists of a receive bus and a transmit bus each with control signals to
facilitate data transfer between the PHY and the upper layer (MAC).
8.4.1.3.1 Nibble-wide MII Data Interface
Clause 22 of the IEEE 802.3 specification defines the Media Independent Interface. This interface includes a
dedicated receive bus and a dedicated transmit bus. These two data buses, along with various control and
status signals, allow for the simultaneous exchange of data between the DP83867 and the upper layer agent
(MAC).
The receive interface consists of a nibble wide data bus RXD[3:0], a receive error signal RX_ER, a receive data
valid flag RX_DV, and a receive clock RX_CLK for synchronous transfer of the data. The receive clock operates
at either 2.5 MHz to support 10 Mbps operation modes or at 25 MHz to support 100 Mbps operational modes.
The transmit interface consists of a nibble wide data bus TXD[3:0], a transmit enable control signal TX_EN, and
a transmit clock TX_CLK which runs at either 2.5 MHz or 25 MHz. Additionally, the MII includes the carrier sense
signal CRS, as well as a collision detect signal COL. The CRS signal asserts to indicate the reception of data
from the network or as a function of transmit data in Half-Duplex mode. The COL signal asserts as an indication
of a collision which can occur during Half-Duplex operation when both a transmit and receive operation occur
simultaneously.
Copyright © 2022 Texas Instruments Incorporated
40
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.4.1.3.2 Collision Detect
When in Half-Duplex mode, a 10BASE-Te or 100BASE-TX collision is detected when the receive and transmit
channels are active simultaneously. Collisions are reported by the COL signal on the MII.
The COL signal remains set for the duration of the collision. If the PHY is receiving when a collision is detected,
it is reported immediately (through the COL pin).
Collision is not indicated during Full-Duplex operation.
8.4.1.3.3 Carrier Sense
In 10 Mbps operation, Carrier Sense (CRS) is asserted due to receive activity once valid data is detected via the
squelch function. During 100 Mbps operation CRS is asserted when a valid link (SD) and two non-contiguous
zeros are detected on the line.
For 10 or 100 Mbps Half-Duplex operation, CRS is asserted during either packet transmission or reception.
For 10 or 100 Mbps Full-Duplex operation, CRS is asserted only due to receive activity.
CRS is deasserted following an end of packet.
The connection diagram for MII is shown in 图8-8.
图8-8. MII Connections
8.4.2 Serial Management Interface
The Serial Management Interface (SMI), provides access to the DP83867 internal register space for status
information and configuration. The SMI is compatible with IEEE 802.3-2002 clause 22. The implemented register
set consists of the registers required by the IEEE 802.3, plus several others to provide additional visibility and
controllability of the DP83867 device.
The SMI includes the MDC management clock input and the management MDIO data pin. The MDC clock is
sourced by the external management entity, also called Station (STA), and can run at a maximum clock rate of
25 MHz. MDC is not expected to be continuous, and can be turned off by the external management entity when
the bus is idle.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
41
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
The MDIO is sourced by the external management entity and by the PHY. The data on the MDIO pin is latched
on the rising edge of the MDC clock. The MDIO pin requires a pullup resistor (2.2 kΩ) which, during IDLE and
turnaround, pulls MDIO high.
Up to 16 PHYs can share a common SMI bus. To distinguish between the PHYs, a 4-bit address is used. During
power-up reset, the DP83867 latches the PHY_ADD configuration pins to determine its address. The
DP83867IRPAP 64-pin variant can support up to 32 PHYs and uses a 5-bit address.
The management entity must not start an SMI transaction in the first cycle after power-up reset. To maintain valid
operation, the SMI bus must remain inactive at least one MDC cycle after hard reset is deasserted. In normal
MDIO transactions, the register address is taken directly from the management-frame reg_addr field, thus
allowing direct access to 32 16-bit registers (including those defined in IEEE 802.3 and vendor specific). The
data field is used for both reading and writing. The Start code is indicated by a <01> pattern. This pattern makes
sure that the MDIO line transitions from the default idle line state. Turnaround is defined as an idle bit time
inserted between the Register Address field and the Data field. To avoid contention during a read transaction, no
device may actively drive the MDIO signal during the first bit of turnaround. The addressed DP83867 drives the
MDIO with a zero for the second bit of turnaround and follows this with the required data. 图 8-9 shows the
timing relationship between MDC and the MDIO as driven and received by the Station (STA) and the DP83867
(PHY) for a typical register read access.
For write transactions, the station-management entity writes data to the addressed DP83867, thus eliminating
the requirement for MDIO turnaround. The turnaround time is filled by the management entity by inserting <10>.
图 8-9 shows the timing relationship for a typical MII register write access. The frame structure and general read
and write transactions are shown in 表8-1, 图8-9, and 图8-10.
表8-1. Typical MDIO Frame Format
TYPICAL MDIO FRAME FORMAT
Read Operation
<idle><start><op code><device addr><reg addr><turnaround><data<<idle>
<idle><01><10><AAAA><RRRR><Z0><xxxx xxxx xxxx xxxx><idle>
<idle><01<01><AAAA><RRRR><10><xxxx xxxx xxxx xxxx><idle>
Write Operation
图8-9. Typical MDC/MDIO Read Operation
图8-10. Typical MDC/MDIO Write Operation
Copyright © 2022 Texas Instruments Incorporated
42
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.4.2.1 Extended Address Space Access
The DP83867 SMI function supports read or write access to the extended register set using registers REGCR
(0x000Dh) and ADDAR (0x000Eh) and the MDIO Manageable Device (MMD) indirect method defined in IEEE
802.3ah Draft for clause 22 for accessing the clause 45 extended register set.
The standard register set, MDIO registers 0 to 31, is accessed using the normal direct-MDIO access or the
indirect method, except for register REGCR (0x000Dh) and ADDAR (0x000Eh) which is accessed only using the
normal MDIO transaction. The SMI function ignores indirect accesses to these registers.
REGCR (0x000Dh) is the MDIO Manageable MMD access control. In general, register REGCR(4:0) is the
device address DEVAD that directs any accesses of ADDAR (0x000Eh) register to the appropriate MMD.
The DP83867 supports one MMD device address. The vendor-specific device address DEVAD[4:0] = 11111 is
used for general MMD register accesses.
All accesses through registers REGCR and ADDAR must use the correct DEVAD. Transactions with other
DEVAD are ignored. REGCR[15:14] holds the access function: address (00), data with no post increment (01),
data with post increment on read and writes (10) and data with post increment on writes only (11).
• ADDAR is the address and data MMD register. ADDAR is used in conjunction with REGCR to provide the
access to the extended register set. If register REGCR[15:1] is 00, then ADDAR holds the address of the
extended address space register. Otherwise, ADDAR holds the data as indicated by the contents of its
address register. When REGCR[15:14] is set to 00, accesses to register ADDAR modify the extended
register set address register. This address register must always be initialized to access any of the registers
within the extended register set.
• When REGCR[15:14] is set to 01, accesses to register ADDAR access the register within the extended
register set selected by the value in the address register.
• When REGCR[15:14] is set to 10, access to register ADDAR access the register within the extended register
set selected by the value in the address register. After that access is complete, for both reads and writes, the
value in the address register is incremented.
• When REGCR[15:14] is set to 11, access to register ADDAR access the register within the extended register
set selected by the value in the address register. After that access is complete, for write accesses only, the
value in the address register is incremented. For read accesses, the value of the address register remains
unchanged.
The following sections describe how to perform operations on the extended register set using register REGCR
and ADDAR. The descriptions use the device address for general MMD register accesses (DEVAD[4:0] = 11111).
8.4.2.1.1 Write Address Operation
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.
2. Write the desired register address to register ADDAR.
Subsequent writes to register ADDAR (step 2) continue to write the address register.
8.4.2.1.2 Read Address Operation
To read the address register:
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.
2. Read the register address from register ADDAR.
8.4.2.1.3 Write (No Post Increment) Operation
To write a register in the extended register set:
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x401F (data, no post increment function field = 01, DEVAD = 31) to register REGCR.
4. Write the content of the desired extended register set register to register ADDAR.
Subsequent writes to register ADDAR (step 4) continue to rewrite the register selected by the value in the
address register.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
43
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
Note: steps (1) and (2) can be skipped if the address register was previously configured.
8.4.2.1.4 Read (No Post Increment) Operation
To read a register in the extended register set:
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x401F (data, no post increment function field = 01, DEVAD = 31) to register REGCR.
4. Read the content of the desired extended register set register to register ADDAR.
Subsequent reads from register ADDAR (step 4) continue reading the register selected by the value in the
address register.
Note: steps (1) and (2) can be skipped if the address register was previously configured.
8.4.2.1.5 Write (Post Increment) Operation
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.
2. Write the register address from register ADDAR.
3. Write the value 0x801F (data, post increment on reads and writes function field = 10, DEVAD = 31) or the
value 0xC01F (data, post increment on writes function field = 11. DEVAD = 31) to register REGCR.
4. Write the content of the desired extended register set register to register ADDAR.
Subsequent writes to register ADDAR (step 4) write the next higher addressed data register selected by the
value of the address register; the address register is incremented after each access.
8.4.2.1.6 Read (Post Increment) Operation
To read a register in the extended register set and automatically increment the address register to the next
higher value following the write operation:
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x801F (data, post increment on reads and writes function field = 10, DEVAD = 31) to
register REGCR.
4. Read the content of the desired extended register set register to register ADDAR.
Subsequent reads to register ADDAR (step 4) read the next higher addressed data register selected by the
value of the address register; the address register is incremented after each access.
8.4.2.1.7 Example of Read Operation Using Indirect Register Access
Read register 0x0170.
1. Write register 0x0D to value 0x001F.
2. Write register 0x0E to value 0x0170
3. Write register 0x0D to value 0x401F.
4. Read register 0x0E.
The expected default value is 0x0C10.
8.4.2.1.8 Example of Write Operation Using Indirect Register Access
Write register 0x0170 to value 0x0C50.
1. Write register 0x0D to value 0x001F.
2. Write register 0x0E to value 0x0170
3. Write register 0x0D to value 0x401F.
4. Write register 0x0E to value 0x0C50.
This write disables the output clock on the CLK_OUT pin.
8.4.3 Auto-Negotiation
All 1000BASE-T PHYs are required to support Auto-Negotiation. The Auto-Negotiation function in 1000BASE-T
has three primary purposes:
Copyright © 2022 Texas Instruments Incorporated
44
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
• Auto-Negotiation of Speed and Duplex Selection
• Auto-Negotiation of Master or Slave Resolution
• Auto-Negotiation of Pause or Asymetrical Pause Resolution
8.4.3.1 Speed and Duplex Selection - Priority Resolution
The Auto-Negotiation function provides a mechanism for exchanging configuration information between the two
ends of a link segment. This mechanism is implemented by exchanging Fast Link Pulses (FLP). FLPs are burst
pulses that provide the signalling used to communicate the abilities between two devices at each end of a link
segment. For further details regarding Auto-Negotiation, refer to Clause 28 of the IEEE 802.3 specification. The
DP83867 supports 1000BASE-T, 100BASE-TX, and 1000BASE-T modes of operation. The process of Auto-
Negotiation ensures that the highest performance protocol is selected (that is, priority resolution) based on the
advertised abilities of the Link Partner and the local device.
8.4.3.2 Master and Slave Resolution
If 1000BASE-T mode is selected during the priority resolution, the second goal of Auto-Negotiation is to resolve
Master or Slave configuration. The Master mode priority is given to the device that supports multiport nodes,
such as switches and repeaters. Single node devices such as DTE or NIC card takes lower Master mode priority.
8.4.3.3 Pause and Asymmetrical Pause Resolution
When Full-Duplex operation is selected during priority resolution, the Auto-Negotiation also determines the Flow
Control capabilities of the two link partners. Flow control was originally introduced to force a busy station’s Link
Partner to stop transmitting data in Full-Duplex operation. Unlike Half-Duplex mode of operation where a link
partner could be forced to back off by simply generating collisions, the Full-Duplex operation needed a
mechanism to slow down transmission from a link partner in the event that the receiving station’s buffers are
becoming full. A new MAC control layer was added to handle the generation and reception of Pause Frames.
Each MAC Controller has to advertise whether it is capable of processing Pause Frames. In addition, the MAC
Controller advertises if Pause frames can be handled in both directions, that is, receive and transmit. If the MAC
Controller only generates Pause frames but does not respond to Pause frames generated by a link partner, it is
called Asymmetrical Pause. The advertisement of Pause and Asymmetrical Pause capabilities is enabled by
writing 1 to bits 10 and 11 of ANAR (register address 0x0004). The link partner’s Pause capabilities is stored in
ANLPAR (register address 0x0005) bits 10 and 11. The MAC Controller has to read from ANLPAR to determine
which Pause mode to operate. The PHY layer is not involved in Pause resolution other than simply advertising
and reporting of Pause capabilities.
8.4.3.4 Next Page Support
The DP83867 supports the Auto-Negotiation Next Page protocol as required by IEEE 802.3 clause 28.2.4.1.7.
The ANNPTR 0x07 allows for the configuration and transmission of the Next Page. Refer to clause 28 of the
IEEE 802.3 standard for detailed information regarding the Auto-Negotiation Next Page function.
8.4.3.5 Parallel Detection
The DP83867 supports the Parallel Detection function as defined in the IEEE 802.3 specification. Parallel
Detection requires the 10/100-Mbps receivers to monitor the receive signal and report link status to the Auto-
Negotiation function. Auto-Negotiation uses this information to configure the correct technology in the event that
the Link Partner does not support Auto-Negotiation, yet is transmitting link signals that the 10BASE-Te or
100BASE-X PMA recognize as valid link signals.
If the DP83867 completes Auto-Negotiation as a result of Parallel Detection, without Next Page operation, bits 5
and 7 of ANLPAR (register address 0x0005) are set to reflect the mode of operation present in the Link Partner.
Note that bits 4:0 of the ANLPAR are also set to 00001 based on a successful parallel detection to indicate a
valid 802.3 selector field. Software may determine that the negotiation is completed through Parallel Detection
by reading 0 in bit 0 of ANER (register address 0x006) after Auto-Negotiation Complete, bit 5 of BMSR (register
address 0x0001), is set. If the PHY is configured for parallel detect mode and any condition other than a good
link occurs, the parallel detect fault, bit 4 of ANER (register address 0x06), sets.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
45
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.4.3.6 Restart Auto-Negotiation
If a link is established by successful Auto-Negotiation and then lost, the Auto-Negotiation process resumes to
determine the configuration for the link. This function ensures that a link can be re-established if the cable
becomes disconnected and reconnected. After Auto-Negotiation is completed, it may be restarted at any time by
writing 1 to bit 9 of the BMCR (register address 0x0000). A restart Auto-Negotiation request from any entity, such
as a management agent, causes DP83867 to halt data transmission or link pulse activity until the
break_link_timer expires. Consequently, the Link Partner goes into link fail mode and the resume Auto-
Negotiation. The DP83867 resumes Auto-Negotiation after the break_link_timer has expired by transmitting FLP
(Fast Link Pulse) bursts.
8.4.3.7 Enabling Auto-Negotiation Through Software
If Auto-Negotiation is disabled by MDIO access, and the user desires to restart Auto-Negotiation, this could be
accomplished by software access. Bit 12 of BMCR (register address 0x00) should be cleared and then set for
Auto-Negotiation operation to take place.
If Auto-Negotiation is disabled by strap option, Auto-Negotiation can not be reenabled.
8.4.3.8 Auto-Negotiation Complete Time
Parallel detection and Auto-Negotiation typically take 2-3 seconds to complete. In addition, Auto-Negotiation with
next page exchange takes approximately 2-3 seconds to complete, depending on the number of next pages
exchanged. Refer to Clause 28 of the IEEE 802.3 standard for a full description of the individual timers related to
Auto-Negotiation
8.4.3.9 Auto-MDIX Resolution
The DP83867 can determine if a straight or crossover cable is used to connect to the link partner. It can
automatically re-assign channel A and B to establish link with the link partner, (and channel C and D in
1000BASE-T mode). Auto-MDIX resolution precedes the actual Auto-Negotiation process that involves
exchange of FLPs to advertise capabilities. Automatic MDI/MDIX is described in IEEE 802.3 Clause 40, section
40.8.2. It is not a required implementation for 10BASE-Te and 100BASE-TX. DP83867 devices manufactured
after August, 2022, have an increased random seed value that now includes 255 different seed values to
expedite Auto-MDIX resolution with a link partner.
For 10/100, Auto-MDIX is independent of Auto-Negotiation. Auto-MDIX works in both Auto-Negotiation mode
and manual forced speed mode.
8.4.4 Loopback Mode
There are several options for Loopback that test and verify various functional blocks within the PHY. Enabling
loopback mode allows in-circuit testing of the digital and analog data paths. Generally, the DP83867 may be
configured to one of the Near-end loopback modes or to the Far-end (reverse) loopback. MII Loopback is
configured using the BMCR (register address 0x0000). All other loopback modes are enabled using the BISCR
(register address 0x16). Except where otherwise noted, loopback modes are supported for all speeds
(10/100/1000) and all MAC interfaces (RGMII and GMII).
Reverse
Loopback
PCS
Loopback
Analog
Loopback
MAC
MII
Loopback
Digital
Loopback
External
Loopback
图8-11. Loopbacks
Copyright © 2022 Texas Instruments Incorporated
46
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
The availability of Loopback depends on the operational mode of the PHY. The Link Status in these loopback
modes is also affected by the operational mode. 表 8-2 lists out the availability of Loopback Modes and their
corresponding Link Status indication.
表8-2. Loopback Availability
1000M
100M
10M
LOOPBACK
MODE
MAC INTERFACE
AVAILABILIT
LINK
STATUS
AVAILABILIT
LINK
STATUS
AVAILABILIT
Y
LINK STATUS
Y
Y
MII
GMII/RGMII
GMII/RGMII
GMII/RGMII
GMII/RGMII
GMII/RGMII
Yes
Yes
Yes
Yes
No
No
No
Yes
Yes
Yes
Yes
Yes
No
Yes
Yes
Yes
Yes
Yes
No
No
No
PCS
Digital
Analog
External
Yes
Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
8.4.4.1 Near-End Loopback
Near-end loopback provides the ability to loop the transmitted data back to the receiver through the digital or
analog circuitry. The point at which the signal is looped back is selected using loopback control bits with several
options being provided.
When configuring loopback modes, the Loopback Configuration Register (LOOPCR), address 0x00FE, should
be set to 0xE720.
To maintain the desired operating mode, Auto-Negotiation should be disabled before selecting the Near-End
Loopback mode. This constraint does not apply for external-loopback mode.
Auto-MDIX should be disabled before selecting the Near-End Loopback mode. MDI or MDIX configuration
should be manually configured.
8.4.4.1.1 MII Loopback
MII Loopback is the shallowest loop through the PHY. It is a useful test mode to validate communications
between the MAC and the PHY. While in MII Loopback mode the data is looped back, and can also be
configured through register to transmit onto the media.
8.4.4.1.2 PCS Loopback
PCS Loopback occurs in the PCS layer of the PHY. No signal processing is performed when using PCS
Loopback.
8.4.4.1.3 Digital Loopback
Digital Loopback includes the entire digital transmit – receive path. Data is looped back prior to the analog
circuitry.
8.4.4.1.4 Analog Loopback
Analog Loopback includes the entire analog transmit-receive path.
8.4.4.2 External Loopback
When operating in 10BASE-Te or 100Base-T mode, signals can be looped back at the RJ-45 connector by
wiring the transmit pins to the receive pins. Due to the nature of the signaling in 1000Base-T mode, this type of
external loopback is not supported. Analog loopback provides a way to loop data back in the analog circuitry
when operating in 1000Base-T mode. For proper operation in Analog Loopback mode, attach 100-Ω
terminations to the RJ45 connector.
8.4.4.3 Far-End (Reverse) Loopback
Far-end (Reverse) Loopback is a special test mode to allow testing the PHY from the link-partner side. In this
mode, data that is received from the link partner passes through the PHY's receiver, is looped back at the MAC
interface and is transmitted back to the link partner. While in Reverse Loopback mode, all data signals that come
from the MAC are ignored. Through register configuration, data can also be transmitted onto the MAC Interface.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
47
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.4.5 BIST Configuration
The device incorporates an internal PRBS Built-in Self Test (BIST) circuit to accommodate in-circuit testing or
diagnostics. The BIST circuit can be used to test the integrity of the transmit and receive data paths. The BIST
can be performed using both internal loopback (digital or analog) or external loopback using a cable fixture. The
BIST simulates pseudo-random data transfer scenarios in format of real packets and Inter-Packet Gap (IPG) on
the lines.
The BIST is implemented with independent transmit and receive paths, with the transmit block generating a
continuous stream of a pseudo-random sequence. The device generates a 15-bit pseudo-random sequence for
the BIST. The received data is compared to the generated pseudo-random data by the BIST Linear Feedback
Shift Register (LFSR) to determine the BIST pass or fail status. The number of error bytes that the PRBS
checker received is stored in the BICSR2 register (0x0072). The status of whether the PRBS checker is locked
to the incoming receive bit stream, whether the PRBS has lost sync, and whether the packet generator is busy,
can be read from the STS2 register (0x0017h). While the lock and sync indications are required to identify the
beginning of proper data reception, for any link failures or data corruption, the best indication is the contents of
the error counter in the BICSR2 register (0x0072). The number of received bytes are stored in BICSR1 (0x0071).
The PRBS test can be put in a continuous mode by using bit 14 of the BISCR register (0x0016h). In continuous
mode, when one of the PRBS counters reaches the maximum value, the counter starts counting from zero
again. Packet transmission can be configured for one of two types, 64 and 1518 bytes, through register bit 13 of
the BISCR register (0x0016).
8.4.6 Cable Diagnostics
With the vast deployment of Ethernet devices, the need for reliable, comprehensive and user-friendly cable
diagnostic tool is more important than ever. The wide variety of cables, topologies, and connectors deployed
results in the need to non-intrusively identify and report cable faults. The TI cable-diagnostic unit provides
extensive information about cable integrity. The DP83867 offers, Time Domain Reflectometry (TDR) capability in
its Cable Diagnostic tools kit.
8.4.6.1 TDR
The DP83867 uses Time Domain Reflectometry (TDR) to determine the quality of the cables, connectors, and
terminations in addition to estimating the cable length. Some of the possible problems that can be diagnosed
include opens, shorts, cable impedance mismatch, bad connectors, termination mismatches, cross faults, cross
shorts, and any other discontinuities along the cable.
The DP83867 transmits a test pulse of known amplitude (1 V or 2.5 V) down each of the two pairs of an attached
cable. The transmitted signal continues down the cable and reflects from each cable imperfection, fault, bad
connector, and from the end of the cable itself. After the pulse transmission, the DP83867 measures the return
time and amplitude of all these reflected pulses. This technique enables measuring the distance and magnitude
(impedance) of non-terminated cables (open or short), discontinuities (bad connectors), improperly-terminated
cables, and crossed pairs wires with ±1-m accuracy.
The DP83867 also uses data averaging to reduce noise and improve accuracy. The DP83867 can record up to
five reflections within the tested pair. If more than 5 reflections are recorded, the DP83867 saves the first 5 of
them. If a cross fault is detected, the TDR saves the first location of the cross fault and up to 4 reflections in the
tested channel. The DP83867 TDR can measure cables beyond 100 m in length.
For all TDR measurements, the transformation between time of arrival and physical distance is done by the
external host using minor computations (such as multiplication, addition, and lookup tables). The host must know
the expected propagation delay of the cable, which depends, among other things, on the cable category (for
example, CAT5, CAT5e, or CAT6).
TDR measurement is allowed in the DP83867 in the following scenarios:
• While Link partner is disconnected –cable is unplugged at the other side
• Link partner is connected but remains quiet (for example, in power-down mode)
• TDR could be automatically activated when the link fails or is dropped by setting bit 7 of register 0x0009
(CFG1). The results of the TDR run after the link fails are saved in the TDR registers.
Copyright © 2022 Texas Instruments Incorporated
48
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
Software could read these registers at any time to apply post processing on the TDR results. This mode is
designed for cases when the link dropped due to cable disconnections; after link failure, for instance, the line is
quiet to allow a proper function of the TDR.
8.4.6.2 Energy Detect
The energy-detector module provides signal-strength indication in various scenarios. Because it is based on an
IIR filter, this robust energy detector has excellent reaction time and reliability. The filter output is compared to
predefined thresholds to decide the presence or absence of an incoming signal. The energy detector also
implements hysteresis to avoid jittering in signal-detect indication. Additionally, it has fully-programmable
thresholds and listening-time periods, enabling shortening of the reaction time if required.
8.4.6.3 Fast Link Detect
Several advanced modes are available for fast link establishment. Unlike the Auto-Negotiation and Auto-MDIX
mechanisms defined by the IEEE 802.3 specification, these modes are specific to the DP83867. Take care when
implementing these modes. For best operation, TI recommends implementing these modes with a DP83867 on
both ends of the link.
These advanced link and crossover modes depend on the speed selected for the link. Some modes are
intended for use in 1000Base-T operation. Others are intended for use in 100Base-TX operation.
Fast Link Detect functionality can be configured using the Configuration Register 3 (CFG3), address 0x001E.
8.4.6.4 Speed Optimization
Speed optimization, also known as link downshift, enables fallback to 100-M operation after multiple consecutive
failed attempts at Gigabit link establishment. Such a case could occur if cabling with only four wires (two twisted
pairs) were connected instead of the standard cabling with eight wires (four twisted pairs).
The number of failed link attempts before falling back to 100-M operation is configurable. By default, four failed
link attempts are required before falling back to 100 M.
In enhanced mode, fallback to 100 M can occur after one failed link attempt if energy is not detected on the C
and D channels. Speed optimization also supports fallback to 10 M if link establishment fails in Gigabit and in
100-M mode.
Speed optimization can be enabled via strap or through register configuration.
8.4.6.5 Mirror Mode
In some multiport applications, RJ-45 ports may be mirrored relative to one another. This mirroring can require
crossing board traces. The DP83867 can resolve this issue by implementing mirroring of the ports inside the
device.
In 10/100 operation, the mapping of the port mirroring is:
MDI MODE
MIRROR PORT CONFIGURATION
MDI
A →D
B →C
A →D
B →C
MDIX
In Gigabit operation, the mapping of the port mirroring is:
MDI MODE
MIRROR PORT CONFIGURATION
MDI or MDIX
A →D
B →C
C →B
D →A
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
49
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
Mirror mode can be enabled through strap or through register configuration using the Port Mirror Enable bit in
the CFG4 register (address 0x0031). In Mirror mode, the polarity of the signals is also reversed.
8.4.6.6 Interrupt
The DP83867 can be configured to generate an interrupt when changes of internal status occur. The interrupt
allows a MAC to act upon the status in the PHY without polling the PHY registers. The interrupt source can be
selected through the interrupt registers, MICR (register address 0x0012) and ISR (register address 0x0013).
8.4.6.7 IEEE 802.3 Test Modes
IEEE 802.3 specification for 1000BASE-T requires that the PHY layer be able to generate certain well defined
test patterns on TX outputs. Clause 40 section 40.6.1.1.2 Test Modes describes these tests in detail. There are
four test modes as well as the normal operation mode. These modes can be selected by writing to the CFG1
register (address 0x0009).
See IEEE 802.3 section 40.6.1.1.2 Test modes for more information on the nature of the test modes. The
DP83867 provides a test clock synchronous to the IEEE test patterns. The test patterns are output on the MDI
pins of the device and the transmit clock is output on the CLK_OUT pin.
For more information about configuring the DP83867 for IEEE 802.3 compliance testing, see the How to
Configure DP838XX for Ethernet Compliance Testing application report (SNLS239).
Copyright © 2022 Texas Instruments Incorporated
50
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.5 Programming
8.5.1 Strap Configuration
The DP83867 uses many of the functional pins as strap options to place the device into specific modes of
operation. The values of these pins are sampled at power up or hard reset. During software resets, the strap
options are internally reloaded from the values sampled at power up or hard reset. The strap option pin
assignments are defined below. The functional pin name is indicated in parentheses.
The strap pins supported are 4-level straps, which are described in greater detail below.
备注
Because strap pins may have alternate functions after reset is deasserted, they should not be
connected directly to VDD or GND.
Configuration of the device may be done through the 4-level strap pins or through the management register
interface. A pullup resistor and a pulldown resistor of suggested values may be used to set the voltage ratio of
the 4-level strap pin input and the supply to select one of the possible selected modes.
The MAC interface pins must support I/O voltages of 3.3 V, 2.5 V, and 1.8 V. As the strap inputs are implemented
on these pins, the straps must also support operation at 3.3-V, 2.5-V, and 1.8-V supplies.
For more information about configuring 4-level straps, see the Configuring Ethernet Devices with 4-Level Straps
application report (SNLA258).
VDDIO
DP83867
Rhi
V
STRAP
9kꢀ
25%
Rlo
图8-12. Strap Circuit
表8-3. 4-Level Strap Resistor Ratios
TARGET VOLTAGE
MODE
IDEAL Rhi (kΩ)
IDEAL Rlo (kΩ)
Vmin (V)
0
Vtyp (V)
0
Vmax (V)
1
2
3
4
0.098 × VDDIO
0.191 × VDDIO
0.284 × VDDIO
0.888 × VDDIO
OPEN
10
OPEN
2.49
0.140 × VDDIO
0.225 × VDDIO
0.694 × VDDIO
0.165 × VDDIO
0.255 × VDDIO
0.783 × VDDIO
5.76
2.49
2.49
OPEN
All straps have a 9 kΩ ±25% internal pulldown resistor. The voltage at strap pins should be between the Vmin
and Vmax mentioned in the Target Voltage column in 表 8-3. Strap resistors with 1% tolerance are
recommended.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
51
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
The following tables describes the DP83867 configuration straps:
表8-4. 4-Level Strap Pins
PIN NAME
64 HTQFP PIN #
48 QFN PIN #
DEFAULT
STRAP FUNCTION
RX_D0
44
33
[00]
MODE
PHY_ADD1
PHY_ADD0
1
0
0
2
0
1
3
1
0
4
1
1
RX_D2
RX_D4
46
48
35
[00]
[00]
MODE
PHY_ADD3
PHY_ADD2
1
0
0
2
0
1
3
1
0
4
1
1
MODE
ANEG_SEL1
PHY_ADD4
1
2
3
4
0
0
1
1
0
1
0
1
Half-Duplex
Enable (FD/HD)
RX_D5
RX_D6
49
50
[00]
[00]
MODE
Force MDI/X
1
0
0
2
0
1
3
1
0
4
1
1
MODE
RGMII Disable
AMDIX Disable
1
2
3
4
0
0
1
1
0
1
0
1
Speed
Optimization
Enable
RX_D7
51
[00]
MODE
Clock Out Disable
1
2
3
4
0
0
1
1
0
1
0
1
RX_DV/
53
56
38
[0]
[0]
MODE
Autoneg Disable
RX_CTRL(2)
1
2
3
4
N/A
N/A
0
(Straps Required)
1
Fast Link Drop
(FLD)
CRS(3)
MODE
1
2
3
4
0
1
N/A
N/A
Copyright © 2022 Texas Instruments Incorporated
52
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-4. 4-Level Strap Pins (continued)
PIN NAME
64 HTQFP PIN #
48 QFN PIN #
DEFAULT
STRAP FUNCTION
RGMII Clock
Skew TX[1]
RGMII Clock
Skew TX[0]
LED_2(1)
45
[00]
MODE
1
2
3
4
0
0
1
1
0
1
0
1
RGMII Clock
Skew TX[2]
LED_1 (RGZ)
46
[00]
MODE
ANEG_SEL
1
0
0
1
0
1
2
0
3
1
4
1
LED_1 (PAP)
62
63
[0]
[0]
MODE
ANEG_SEL0
1
0
2
0
3
1
4
1
LED_0(4)
47
39
MODE
Mirror Enable
1
2
3
4
0
N/A
1
N/A
RGMII Clock
Skew RX[0]
GPIO_0(1)
[00]
[00]
MODE
1
2
3
4
0
Not Applicable
1
Not Applicable
RGMII Clock
Skew RX[2]
RGMII Clock
Skew RX[1]
GPIO_1
40
MODE
1
2
3
4
0
0
1
1
0
1
0
1
(1) RGMII TX and RX DLL Skew straps are only available on RGZ devices.
(2) Strap modes 1 and 2 are not applicable for RX_DV/RX_CTRL. The RX_DV/RX_CTRL strap must be configured for strap mode 3 or
strap mode 4. If the RX_CTRL pin cannot be strapped to mode 3 or mode 4, bit[7] of Configuration Register 4 (address 0x0031) must
be cleared to 0. Autoneg Disable should always be set to 0 when using gigabit Ethernet.
(3) Strap modes 3 and 4 are not applicable for CRS. The CRS strap must be configured for strap mode 1 or strap mode 2.
(4) Strap modes 2 and 4 are not applicable for LED_0. The LED_0 strap must be configured for strap mode 1 or strap mode 3.
表8-5. PAP Auto-negotiation Select Strap Details
MODE
ANEG_SEL0
ANEG_SEL1
REMARKS
10/100/1000
100/1000
1000
0
1
0
1
0
0
1
1
advertise ability of 10/100/1000
advertise ability of 100/1000 only
advertise ability of 1000 only
advertise ability of 10/100 only
10/100
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
53
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-6. RGZ Auto-negotiation Select Strap Details
MODE
ANEG_SEL
REMARKS
10/100/1000
100/1000
0
1
advertise ability of 10/100/1000
advertise ability of 100/1000 only
表8-7. RGZ RGMII Transmit Clock Skew Details
RGMII CLOCK SKEW
RGMII CLOCK SKEW
TX[1]
RGMII CLOCK SKEW
MODE
RGMII TX CLOCK SKEW
TX[2]
TX[0]
1
2
3
4
5
6
7
8
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
2.0 ns
1.5 ns
1.0 ns
0.5 ns
0 ns
3.5 ns
3.0 ns
2.5 ns
表8-8. RGZ RGMII Receive Clock Skew Details
RGMII CLOCK SKEW
RGMII CLOCK SKEW
RX[1]
RGMII CLOCK SKEW
MODE
RGMII RX CLOCK SKEW
RX[2]
RX[0]
1
2
3
4
5
6
7
8
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
2.0 ns
1.5 ns
1.0 ns
0.5 ns
0 ns
3.5 ns
3.0 ns
2.5 ns
8.5.2 LED Configuration
The DP83867 supports four configurable Light Emitting Diode (LED) pins: LED_0, LED_1, LED_2, and RXD7/
GPIO. Several functions can be multiplexed onto the LEDs for different modes of operation. The LED operation
mode can be selected using the LEDCR1 register (address 0x0018).
Because the LED output pins are also used as straps, the external components required for strapping and LED
usage must be considered to avoid contention. Specifically, when the LED outputs are used to drive LEDs
directly, the active state of each output driver is dependent on the logic level sampled by the corresponding AN
input upon power up or reset.
If a given strap input is resistively pulled low then the corresponding output is configured as an active high driver.
In the context of the 4-level straps, this occurs for modes 1, 2, and 3. Conversely, if a given strap input is
resistively pulled high, then the corresponding output is configured as an active low driver. In the context of the
4-level straps, this occurs only for mode 4.
Refer to 图 8-13 for an example of strap connections to external components. In this example, the strapping
results in Mode 1 for LED_0 and Mode 4 for LED_1.
The adaptive nature of the LED outputs helps to simplify potential implementation issues of these dual purpose
pins.
Copyright © 2022 Texas Instruments Incorporated
54
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
Mode 1
Mode 4
470Ω
470Ω
VDD
GND
图8-13. Example Strap Connections
8.5.3 LED Operation From 1.8-V I/O VDD Supply
Operation of LEDs from a 1.8-V supply results in dim LED lighting. For best results, the recommendation is to
operate from a higher supply (2.5 V or 3.3 V). Refer to 图8-14 for a possible implementation of this functionality.
2.5V or 3.3V
Mode 2
200 Ω
1.8V
10 kΩ
2.49 kΩ
GND
GND
图8-14. LED Operation From 1.8-V I/O VDD Supply
8.5.4 PHY Address Configuration
The DP83867IRPAP can be set to respond to any of 32 possible PHY addresses via strap pins.
DP83867IRRGZ/CRRGZ support 16 addresses. The information is latched into the device at a device power up
or hardware reset. Each DP83867 or port sharing an MDIO bus in a system must have a unique physical
address. The DP83867IRPAP supports PHY address strapping values 0 (<00000>) through 31 (<11111>).
DP83867IRRGZ/CRRGZ support PHY addresses from 0(<0000>) to 16(<1111>).
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
55
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
For further detail relating to the latch-in timing requirements of the PHY Address pins, as well as the other
hardware configuration pins, refer to 节8.5.5.
Based on the default strap configuration of PHY_ADD[4:0], the DP83867 PHY address will initialize to 0x00
without any external strap configuration.
Refer to 图 8-15 for an example of a PHY address connection to external components. In this example, the pins
are configured as follows: RX_D4 = Strap Mode 4, RX_D2 = Strap Mode 3, and RX_D0 = Strap Mode 2.
Therefore, the PHY address strapping results in address 11001 (19h).
VDDIO
10 kΩ
RX_D0
2.49 kΩ
VDDIO
5.76 kΩ
RX_D2
2.49 kΩ
RX_D4
2.49 kΩ
图8-15. IRPAP PHY Address Strapping Example
Refer to 图 8-16 for an example of a PHY address connection to external components. In this example, the pins
are configured as follows: RX_D2 = Strap Mode 3 and RX_D0 = Strap Mode 2. Therefore, the PHY address
strapping results in address 1001 (09h).
Copyright © 2022 Texas Instruments Incorporated
56
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
VDDIO
10 kΩ
RX_D0
VDDIO
2.49 kΩ
5.76 kΩ
RX_D2
2.49 kΩ
图8-16. RGZ PHY Address Strapping Example
8.5.5 Reset Operation
The DP83867 includes an internal power-on-reset (POR) function and therefore does not need to be explicitly
reset for normal operation after power up. If required during normal operation, the device can be reset by a
hardware or software reset.
8.5.5.1 Hardware Reset
A hardware reset is accomplished by applying a low pulse, with a duration of at least 1 μs, to the RESET_N pin.
This resets the device such that all registers are reinitialized to default values and the hardware configuration
values are re-latched into the device (similar to the power up or reset operation).
8.5.5.2 IEEE Software Reset
An IEEE registers software reset is accomplished by setting the reset bit (bit 15) of the BMCR register (address
0x0000). This bit resets the IEEE-defined standard registers.
8.5.5.3 Global Software Reset
A global software reset is accomplished by setting bit 15 of register CTRL (address 0x001F) to 1. This bit resets
all the internal circuits in the PHY including IEEE-defined registers and all the extended registers. The global
software reset resets the device such that all registers are reset to default values and the hardware configuration
values are maintained.
8.5.5.4 Global Software Restart
A global software restart is accomplished by setting bit 14 of register CTRL (0x001F) to 1. This action resets all
the PHY circuits except the registers in the Register File.
8.5.6 Power-Saving Modes
DP83867 supports 4 power saving modes. The details are provided below.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
57
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.5.6.1 IEEE Power Down
The PHY is powered down but access to the PHY through MDIO-MDC pins is retained. This mode can be
activated by asserting external PWDN pin or by setting bit 11 of BMCR (Register 0x00).
The PHY can be taken out of this mode by a power cycle, software reset, or by clearing the bit 11 in BMCR
register. However, the external PWDN pin should be deasserted. If the PWDN pin is kept asserted then the PHY
remains in power down.
8.5.6.2 Deep Power-Down Mode
This same as IEEE power down but the XI pad is also turned off. This mode can be activated by asserting the
external PWDN pin or by setting bit 11 of BMCR (Register 0x00). Before activating this mode, it is required to set
bit 7 for PHYCR (Register 0x10).
The PHY can be taken out of this mode by a power cycle, software reset or by clearing the bit 11 in BMCR
register. However, the external PWDN pin should be de-asserted. If the PWDN pin is kept asserted then the PHY
remains in power down.
8.5.6.3 Active Sleep
In this mode, all the digital and analog blocks are powered down. The PHY is automatically powered up when a
link partner is detected. This mode is useful for saving power when the link partner is down or inactive, but PHY
cannot be powered down. In Active Sleep mode, the PHY still routinely sends NLP to the link partner. This mode
can be active by writing binary 10 to bits [9:8] for PHYCR (Register 0x10).
8.5.6.4 Passive Sleep
This is just like Active sleep except the PHY does not send NLP. This mode can be activated by writing binary 11
to bits [9:8] PHYCR (Register 0x10).
Copyright © 2022 Texas Instruments Incorporated
58
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6 Register Maps
In the register definitions under the ‘Default’heading, the following definitions hold true:
RW
Read Write access
SC
Register sets on event occurrence and Self-Clears when event ends
ReadWrite access/Self Clearing bit
Read Only access
RW/SC
RO
COR
COR = Clear On Read
RO/COR Read Only, Clear On Read
RO/P
LL
Read Only, Permanently set to a default value
Latched Low and held until read, based upon the occurrence of the corresponding event
Latched High and held until read, based upon the occurrence of the corresponding event
Default value loaded from bootstrap pin after reset
LH
Strap
8.6.1 Basic Mode Control Register (BMCR)
表8-9. Basic Mode Control Register (BMCR), Address 0x0000
BIT
BIT NAME
DEFAULT
0, RW/SC
DESCRIPTION
15
14
RESET
Reset:
1 = Initiate software Reset / Reset in Process.
0 = Normal operation.
This bit, which is self-clearing, returns a value of one until the reset
process is complete. The configuration is restrapped.
LOOPBACK
0, RW
Loopback:
1 = Loopback enabled.
0 = Normal operation.
The loopback function enables MII transmit data to be routed to the
MII receive data path.
Setting this bit may cause the descrambler to lose synchronization
and produce a 500-µs dead time before any valid data will appear at
the MII receive outputs.
13
SPEED SELECTION LSB
0, RW
Speed Select (Bits 6, 13):
When auto-negotiation is disabled writing to this bit allows the port
speed to be selected.
11 = Reserved
10 = 1000 Mbps
1 = 100 Mbps
0 = 10 Mbps
12
11
AUTO-NEGOTIATION ENABLE Strap, RW
Auto-Negotiation Enable:
Strap controls initial value at reset.
1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are
ignored when this bit is set.
0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port
speed and duplex mode.
POWER DOWN
0, RW
Power Down:
1 = Power down.
0 = Normal operation.
Setting this bit powers down the PHY. Only the register block is
enabled during a power down condition. This bit is ORd with the
input from the PWRDOWN_INT pin. When the active low
PWRDOWN_INT pin is asserted, this bit will be set.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
59
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-9. Basic Mode Control Register (BMCR), Address 0x0000 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
10
9
ISOLATE
0, RW
Isolate:
1 = Isolates the Port from the MII with the exception of the serial
management.
0 = Normal operation.
RESTART AUTO-NEGOTIATION 0, RW/SC
Restart Auto-Negotiation:
1 = Restart Auto-Negotiation. Reinitiates the Auto-Negotiation
process. If Auto-Negotiation is disabled (bit 12 = 0), this bit is
ignored. This bit is self-clearing and will return a value of 1 until
Auto-Negotiation is initiated, whereupon it will self-clear. Operation of
the Auto-Negotiation process is not affected by the management
entity clearing this bit.
0 = Normal operation.
8
7
DUPLEX MODE
Strap, RW
0, RW
Duplex Mode:
When auto-negotiation is disabled writing to this bit allows the port
Duplex capability to be selected.
1 = Full Duplex operation.
0 = Half Duplex operation.
COLLISION TEST
Collision Test:
1 = Collision test enabled.
0 = Normal operation.
When set, this bit will cause the COL signal to be asserted in
response to the assertion of TX_EN within 512-bit times. The COL
signal will be deasserted within 4-bit times in response to the
deassertion of TX_EN.
6
SPEED SELECTION MSB
RESERVED
1, RW
Speed Select: See description for bit 13.
RESERVED: Write ignored, read as 0.
5:0
0 0000, RO
Copyright © 2022 Texas Instruments Incorporated
60
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.2 Basic Mode Status Register (BMSR)
表8-10. Basic Mode Status Register (BMSR), Address 0x0001
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
13
12
11
10
9
100BASE-T4
0, RO/P
100BASE-T4 Capable:
0 = Device not able to perform 100BASE-T4 mode.
100BASE-TX FULL DUPLEX
100BASE-TX HALF DUPLEX
10BASE-Te FULL DUPLEX
10BASE-Te HALF DUPLEX
100BASE-T2 FULL DUPLEX
100BASE-T2 HALF DUPLEX
EXTENDED STATUS
1, RO/P
1, RO/P
1, RO/P
1, RO/P
0, RO/P
0, RO/P
1, RO/P
0, RO
100BASE-TX Full Duplex Capable:
1 = Device able to perform 100BASE-TX in full duplex mode.
100BASE-TX Half Duplex Capable:
1 = Device able to perform 100BASE-TX in half duplex mode.
10BASE-Te Full Duplex Capable:
1 = Device able to perform 10BASE-Te in full duplex mode.
10BASE-Te Half Duplex Capable:
1 = Device able to perform 10BASE-Te in half duplex mode.
100BASE-T2 Full Duplex Capable:
0 = Device not able to perform 100BASE-T2 in full duplex mode.
100BASE-T2 Half Duplex Capable:
0 = Device not able to perform 100BASE-T2 in half duplex mode.
8
1000BASE-T Extended Status Register:
1 = Device supports Extended Status Register 0x0F.
7
6
RESERVED
RESERVED: Write as 0, read as 0.
MF PREAMBLE SUPPRESSION 1, RO/P
Preamble Suppression Capable:
1 = Device able to perform management transaction with preamble
suppressed, 32-bits of preamble needed only once after reset,
invalid opcode or invalid turnaround.
0 = Normal management operation.
5
4
AUTO-NEGOTIATION
COMPLETE
0, RO
Auto-Negotiation Complete:
1 = Auto-Negotiation process complete.
0 = Auto-Negotiation process not complete.
REMOTE FAULT
0, RO/LH
Remote Fault:
1 = Remote Fault condition detected (cleared on read or by reset).
Fault criteria: Far-End Fault Indication or notification from Link
Partner of Remote Fault.
0 = No remote fault condition detected.
3
2
AUTO-NEGOTIATION ABILITY
LINK STATUS
1, RO/P
Auto Negotiation Ability:
1 = Device is able to perform Auto-Negotiation.
0 = Device is not able to perform Auto-Negotiation.
0, RO/LL
Link Status:
1 = Valid link established.
0 = Link not established.
The criteria for link validity is implementation specific. The
occurrence of a link failure condition will causes the Link Status bit to
clear. Once cleared, this bit may only be set by establishing a good
link condition and a read through the management interface.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
61
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-10. Basic Mode Status Register (BMSR), Address 0x0001 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
1
0
JABBER DETECT
0, RO/LH
Jabber Detect: This bit only has meaning in 10-Mbps mode.
1 = Jabber condition detected.
0 = No Jabber.
This bit is implemented with a latching function, such that the
occurrence of a jabber condition causes it to set until it is cleared by
a read to this register by the management interface or by a reset.
EXTENDED CAPABILITY
1, RO/P
Extended Capability:
1 = Extended register capabilities.
0 = Basic register set capabilities only.
8.6.3 PHY Identifier Register #1 (PHYIDR1)
The PHY Identifier Registers #1 and #2 together form a unique identifier for the DP83867. The Identifier consists
of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model
revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The
PHY Identifier is intended to support network management. Texas Instruments' IEEE assigned OUI is 080028h.
表8-11. PHY Identifier Register #1 (PHYIDR1), Address 0x0002
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
OUI_MSB
0010 0000 0000 OUI Most Significant Bits: Bits 3 to 18 of the OUI (080028h,) are
0000, RO/P
stored in bits 15 to 0 of this register. The most significant two bits of
the OUI are ignored (the IEEE standard refers to these as bits 1 and
2).
8.6.4 PHY Identifier Register #2 (PHYIDR2)
表8-12. PHY Identifier Register #2 (PHYIDR2), Address 0x0003
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:10
9:4
OUI_LSB
1010 00, RO/P OUI Least Significant Bits:
Bits 19 to 24 of the OUI (080028h) are mapped from bits 15 to 10 of
this register respectively.
VNDR_MDL
MDL_REV
10 0011, RO/P Vendor Model Number:
The six bits of vendor model number are mapped from bits 9 to 4
(most significant bit to bit 9).
3:0
0001, RO/P
Model Revision Number:
Four bits of the vendor model revision number are mapped from bits
3 to 0 (most significant bit to bit 3). This field will be incremented for
all major device changes.
Copyright © 2022 Texas Instruments Incorporated
62
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.5 Auto-Negotiation Advertisement Register (ANAR)
This register contains the advertised abilities of this device as they will be transmitted to its link partner during
Auto-Negotiation. Any writes to this register prior to completion of Auto-Negotiation (as indicated in the Basic
Mode Status Register (address 01h) Auto-Negotiation Complete bit, BMSR[5]) should be followed by a
renegotiation. This will ensure that the new values are properly used in the Auto-Negotiation.
表8-13. Auto-Negotiation Advertisement Register (ANAR), Address 0x0004
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
NP
0, RW
Next Page Indication:
0 = Next Page Transfer not desired.
1 = Next Page Transfer desired.
14
13
RESERVED
RF
0, RO/P
0, RW
RESERVED by IEEE: Writes ignored, Read as 0.
Remote Fault:
1 = Advertises that this device has detected a Remote Fault.
0 = No Remote Fault detected.
12
11
RESERVED
ASM_DIR
0, RW
0, RW
RESERVED for Future IEEE use: Write as 0, Read as 0
Asymmetric PAUSE Support for Full Duplex Links:
The ASM_DIR bit indicates that asymmetric PAUSE is supported.
Encoding and resolution of PAUSE bits is defined in IEEE 802.3
Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution
status is reported in PHYCR[13:12].
1 = Advertise that the DTE (MAC) has implemented both the optional
MAC control sublayer and the pause function as specified in clause
31 and annex 31B of 802.3u.
0 = No MAC based full duplex flow control.
10
PAUSE
0, RW
PAUSE Support for Full Duplex Links:
The PAUSE bit indicates that the device is capable of providing the
symmetric PAUSE functions as defined in Annex 31B.
Encoding and resolution of PAUSE bits is defined in IEEE 802.3
Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution
status is reported in PHYCR[13:12].
1 = Advertise that the DTE (MAC) has implemented both the optional
MAC control sublayer and the pause function as specified in clause
31 and annex 31B of 802.3u.
0 = No MAC based full duplex flow control.
9
8
7
6
T4
0, RO/P
100BASE-T4 Support:
1 = 100BASE-T4 is supported by the local device.
0 = 100BASE-T4 not supported.
TX_FD
TX
Strap, RW
Strap, RW
Strap, RW
100BASE-TX Full Duplex Support:
1 = 100BASE-TX Full Duplex is supported by the local device.
0 = 100BASE-TX Full Duplex not supported.
100BASE-TX Support:
1 = 100BASE-TX is supported by the local device.
0 = 100BASE-TX not supported.
10_FD
10BASE-Te Full Duplex Support:
1 = 10BASE-Te Full Duplex is supported by the local device.
0 = 10BASE-Te Full Duplex not supported.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
63
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-13. Auto-Negotiation Advertisement Register (ANAR), Address 0x0004 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
5
10BASETe_EN
Strap, RW
10BASE-Te Support:
1 = 10BASE-Te is supported by the local device.
0 = 10BASE-Te not supported.
4:0
SELECTOR
0 0001, RW
Protocol Selection Bits:
These bits contain the binary encoded protocol selector supported by
this port. <00001> indicates that this device supports IEEE 802.3u.
Copyright © 2022 Texas Instruments Incorporated
64
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)
This register contains the advertised abilities of the Link Partner as received during Auto-Negotiation. The
content changes after the successful Auto-Negotiation if Next pages are supported.
表8-14. Auto-Negotiation Link Partner Ability Register (ANLPAR), Address 0x0005
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
NP
0, RO
Next Page Indication:
0 = Link Partner does not desire Next Page Transfer.
1 = Link Partner desires Next Page Transfer.
ACK
0, RO
0, RO
Acknowledge:
1 = Link Partner acknowledges reception of the ability data word.
0 = Not acknowledged.
The Auto-Negotiation state machine will automatically control this bit
based on the incoming FLP bursts.
13
RF
Remote Fault:
1 = Remote Fault indicated by Link Partner.
0 = No Remote Fault indicated by Link Partner.
12
11
RESERVED
ASM_DIR
0, RO
0, RO
RESERVED for Future IEEE use: Write as 0, read as 0.
ASYMMETRIC PAUSE:
1 = Asymmetric pause is supported by the Link Partner.
0 = Asymmetric pause is not supported by the Link Partner.
10
9
PAUSE
T4
0, RO
PAUSE:
1 = Pause function is supported by the Link Partner.
0 = Pause function is not supported by the Link Partner.
0, RO
100BASE-T4 Support:
1 = 100BASE-T4 is supported by the Link Partner.
0 = 100BASE-T4 not supported by the Link Partner.
8
TX_FD
TX
0, RO
100BASE-TX Full Duplex Support:
1 = 100BASE-TX Full Duplex is supported by the Link Partner.
0 = 100BASE-TX Full Duplex not supported by the Link Partner.
7
0, RO
100BASE-TX Support:
1 = 100BASE-TX is supported by the Link Partner.
0 = 100BASE-TX not supported by the Link Partner.
6
10_FD
10
0, RO
10BASE-Te Full Duplex Support:
1 = 10BASE-Te Full Duplex is supported by the Link Partner.
0 = 10BASE-Te Full Duplex not supported by the Link Partner.
5
0, RO
10BASE-Te Support:
1 = 10BASE-Te is supported by the Link Partner.
0 = 10BASE-Te not supported by the Link Partner.
4:0
SELECTOR
0 0000, RO
Protocol Selection Bits:
Link Partner's binary encoded protocol selector.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
65
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.7 Auto-Negotiate Expansion Register (ANER)
This register contains additional Local Device and Link Partner status information.
表8-15. Auto-Negotiate Expansion Register (ANER), Address 0x0006
BIT
BIT NAME
RESERVED
DEFAULT
0, RO
DESCRIPTION
RESERVED: Writes ignored, Read as 0.
Receive Next Page Location Able:
1 = Received Next Page storage location is specified by bit 6.5.
0 = Received Next Page storage location is not specified by bit 6.5.
15:7
6
RX_NEXT_PAGE_LOC_ABLE
RX_NEXT_PAGE_STOR_LOC
PDF
1, RO
1, RO
0, RO
0, RO
5
4
3
Receive Next Page Storage Location:
1 = Link Partner Next Pages are stored in register 8.
0 = Link Partner Next Pages are stored in register 5.
Parallel Detection Fault:
1 = A fault has been detected via the Parallel Detection function.
0 = A fault has not been detected.
LP_NP_ABLE
Link Partner Next Page Able:
1 = Link Partner does support Next Page.
0 = Link Partner does not support Next Page.
2
1
NP_ABLE
PAGE_RX
1, RO/P
Next Page Able:
1 = Indicates local device is able to send additional Next Pages.
0, RO/COR
Link Code Word Page Received:
1 = Link Code Word has been received, cleared on a read.
0 = Link Code Word has not been received.
0
LP_AN_ABLE
0, RO
Link Partner Auto-Negotiation Able:
1 = Indicates that the Link Partner supports Auto-Negotiation.
0 = Indicates that the Link Partner does not support Auto-
Negotiation.
Copyright © 2022 Texas Instruments Incorporated
66
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.8 Auto-Negotiation Next Page Transmit Register (ANNPTR)
This register contains the next page information sent by this device to its Link Partner during Auto-Negotiation.
表8-16. Auto-Negotiation Next Page Transmit Register (ANNPTR), Address 0x0007
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
13
12
NP
0, RW
Next Page Indication:
0 = No other Next Page Transfer desired.
1 = Another Next Page desired.
ACK
MP
0, RO
1, RW
0, RW
Acknowledge:
1 = Acknowledge reception of link code word
0 = Do not acknowledge of link code word.
Message Page:
1 = Current page is a Message Page.
0 = Current page is an Unformatted Page.
ACK2
Acknowledge2:
1 = Will comply with message.
0 = Cannot comply with message.
Acknowledge2 is used by the next page function to indicate that
Local Device has the ability to comply with the message received.
11
TOG_TX
0, RO
Toggle:
1 = Value of toggle bit in previously transmitted Link Code Word was
0.
0 = Value of toggle bit in previously transmitted Link Code Word was
1.
Toggle is used by the Arbitration function within Auto-Negotiation to
ensure synchronization with the Link Partner during Next Page
exchange. This bit shall always take the opposite value of the Toggle
bit in the previously exchanged Link Code Word.
10:0
CODE
000 0000 0001, Code:
RW This field represents the code field of the next page transmission. If
the MP bit is set (bit 13 of this register), then the code shall be
interpreted as a "Message Page”, as defined in Annex 28C of IEEE
802.3u. Otherwise, the code shall be interpreted as an "Unformatted
Page”, and the interpretation is application specific.
The default value of the CODE represents a Null Page as defined in
Annex 28C of IEEE 802.3u.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
67
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.9 Auto-Negotiation Next Page Receive Register (ANNPRR)
This register contains the next page information sent by the Link Partner during Auto-Negotiation.
表8-17. Auto-Negotiation Next Page Transmit Register (ANNPTR), Address 0x0008
BIT
BIT NAME
DEFAULT
0, RW
DESCRIPTION
15
14
13
12
NP
Next Page Indication:
0 = No other Next Page Transfer desired by the link partner.
1 = Another Next Page desired by the link partner.
ACK
MP
0, RO
1, RW
0, RW
Acknowledge:
1 = Acknowledge reception of link code word by the link partner.
0 = Link partner does not acknowledge reception of link code word.
Message Page:
1 = Received page is a Message Page.
0 = Received page is an Unformatted Page.
ACK2
Acknowledge2:
1 = Link partner sets the ACK2 bit.
0 = Link partner coes not set the ACK2 bit.
Acknowledge2 is used by the next page function to indicate that link
partner has the ability to comply with the message received.
11
TOG_TX
0, RO
Toggle:
1 = Value of toggle bit in previously transmitted Link Code Word was
0.
0 = Value of toggle bit in previously transmitted Link Code Word was
1.
Toggle is used by the Arbitration function within Auto-Negotiation to
ensure synchronization with the Link Partner during Next Page
exchange. This bit shall always take the opposite value of the Toggle
bit in the previously exchanged Link Code Word.
10:0
CODE
000 0000 0001, Code:
RW This field represents the code field of the next page transmission. If
the MP bit is set (bit 13 of this register), then the code shall be
interpreted as a "Message Page”, as defined in Annex 28C of IEEE
802.3u. Otherwise, the code shall be interpreted as an "Unformatted
Page”, and the interpretation is application specific.
The default value of the CODE represents a Null Page as defined in
Annex 28C of IEEE 802.3u.
Copyright © 2022 Texas Instruments Incorporated
68
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.10 1000BASE-T Configuration Register (CFG1)
表8-18. Configuration Register 1 (CFG1), Address 0x0009
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:13
TEST MODE
000, RW
Test Mode Select:
111 = Test Mode 7 - Repetitive {Pulse, 63 zeros}
110 = Test Mode 6 - Repetitive 0001 sequence
101 = Test Mode 5 - Scrambled MLT3 Idles
100 = Test Mode 4 - Transmit Distortion Test
011 = Test Mode 3 - Transmit Jitter Test (Slave Mode)
010 = Test Mode 2 - Transmit Jitter Test (Master Mode)
001 = Test Mode 1 - Transmit Waveform Test
000 = Normal Mode
12
11
MASTER / SLAVE MANUAL
CONFIGURATION
0, RW
0, RW
0, RW
Enable Manual Master / Slave Configuration:
1 = Enable Manual Master/Slave Configuration control.
0 = Disable Manual Master/Slave Configuration control.
Using the manual configuration feature may prevent the PHY from
establishing link in 1000Base-T mode if a conflict with the link
partner’s setting exists.
MASTER / SLAVE
CONFIGURATION VALUE
Manual Master / Slave Configuration Value:
1 = Set PHY as MASTER when register 09h bit 12 = 1.
0 = Set PHY as SLAVE when register 09h bit 12 = 1.
Using the manual configuration feature may prevent the PHY from
establishing link in 1000Base-T mode if a conflict with the link
partner’s setting exists.
10
9
PORT TYPE
Advertise Device Type: Multi or single port:
1 = Multi-port device.
0 = Single-port device.
1000BASE-T FULL DUPLEX
1000BASE-T HALF DUPLEX
TDR AUTO RUN
RGZ: 1, RW
Advertise 1000BASE-T Full Duplex Capable:
1 = Advertise 1000Base-T Full Duplex ability.
0 = Do not advertise 1000Base-T Full Duplex ability.
PAP: Strap, RW
8
1, RW
Advertise 1000BASE-T Half Duplex Capable:
1 = Advertise 1000Base-T Half Duplex ability.
0 = Do not advertise 1000Base-T Half Duplex ability.
7
0, RW
Automatic TDR on Link Down:
1 = Enable execution of TDR procedure after link down event.
0 = Disable automatic execution of TDR.
6:0
RESERVED
000 0000, RO
RESERVED: Write ignored, read as 0.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
69
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.11 Status Register 1 (STS1)
表8-19. Status Register 1 (STS1) Address 0x000A
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
13
12
11
10
MASTER / SLAVE
CONFIGURATION FAULT
0, RO, LH, COR Master / Slave Manual Configuration Fault Detected:
1 = Manual Master/Slave Configuration fault detected.
0 = No Manual Master/Slave Configuration fault detected.
MASTER / SLAVE
CONFIGURATION
RESOLUTION
0, RO
0, RO
0, RO
0, RO
0, RO
00, RO
Master / Slave Configuration Results:
1 = Configuration resolved to MASTER.
0 = Configuration resolved to SLAVE.
LOCAL RECEIVER STATUS
REMOTE RECEIVER STATUS
1000BASE-T FULL DUPLEX
1000BASE-T HALF DUPLEX
Local Receiver Status:
1 = Local receiver is OK.
0 = Local receiver is not OK.
Remote Receiver Status:
1 = Remote receiver is OK.
0 = Remote receiver is not OK.
Link Partner 1000BASE-T Full Duplex Capable:
1 = Link Partner capable of 1000Base-T Full Duplex.
0 = Link partner not capable of 1000Base-T Full Duplex.
Link Partner 1000BASE-T Half Duplex Capable:
1 = Link Partner capable of 1000Base-T Half Duplex.
0 = Link partner not capable of 1000Base-T Half Duplex.
9:8
7:0
RESERVED
RESERVED by IEEE: Writes ignored, read as 0.
IDLE ERROR COUNTER
0000 0000, RO, 1000BASE-T Idle Error Counter
COR
8.6.12 Extended Register Addressing
REGCR (0x000D) and ADDAR (0x000E) allow read/write access to the extended register set (addresses above
0x001F) using indirect addressing.
• REGCR [15:14] = 00: A write to ADDAR modifies the extended register set address register. This address
register must be initialized to access any of the registers within the extended register set.
• •REGCR [15:14] = 01: A read or write to ADDAR operates on the register within the extended register set
selected (pointed to) by the value in the address register. The address register contents (pointer) remain
unchanged.
• REGCR [15:14] = 10: A read or write to ADDAR operates on the register within the extended register set
selected (pointed to) by the value in the address register. After that access is complete, for both reads and
writes, the value in the address register is incremented.
• REGCR [15:14] = 11: A read or write to ADDAR operates on the register within the extended register set
selected (pointed to) by the value in the address register. After that access is complete, for write accesses
only, the value in the address register is incremented. For read accesses, the value of the address register
remains unchanged.
Copyright © 2022 Texas Instruments Incorporated
70
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.12.1 Register Control Register (REGCR)
This register is the MDIO Manageable MMD access control. In general, register REGCR (4:0) is the device
address DEVAD that directs any accesses of the ADDAR (0x000E) register to the appropriate MMD. REGCR
also contains selection bits for auto increment of the data register. This register contains the device address to
be written to access the extended registers. Write 0x1F into bits 4:0 of this register. REGCR also contains
selection bits (15:14) for the address auto-increment mode of ADDAR.
表8-20. Register Control Register (REGCR), Address 0x000D
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:14
Function
0, RW
00 = Address
01 = Data, no post increment
10 = Data, post increment on read and write
11 = Data, post increment on write only
13:5
4:0
RESERVED
DEVAD
0, RO
0, RW
RESERVED: Writes ignored, read as 0.
Device Address: In general, these bits [4:0] are the device address
DEVAD that directs any accesses of ADDAR register (0x000E) to the
appropriate MMD. Specifically, the DP83867 uses the vendor specific
DEVAD [4:0] = 11111 for accesses. All accesses through registers
REGCR and ADDAR should use this DEVAD. Transactions with
other DEVAD are ignored.
8.6.12.2 Address or Data Register (ADDAR)
This register is the address/data MMD register. ADDAR is used in conjunction with REGCR register (0x000D) to
provide the access by indirect read/write mechanism to the extended register set.
表8-21. Address or Data Register (ADDAR) address 0x000E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
Address / Data
0, RW
If REGCR register 15:14 = 00, holds the MMD DEVAD's address
register, otherwise holds the MMD DEVAD's data register
8.6.13 1000BASE-T Status Register (1KSCR)
表8-22. 1000BASE-T Status Register (1KSCR) address 0x000F
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
1000BASE-X FULL DUPLEX
0, RO/P
1000BASE-X Full Duplex Support:
1 = 1000BASE-X Full Duplex is supported by the local device.
0 = 1000BASE-X Full Duplex is not supported by the local device.
14
1000BASE-X HALF DUPLEX
1000BASE-T FULL DUPLEX
1000BASE-T HALF DUPLEX
RESERVED
0, RO/P
1, RO/P
1, RO/P
00, RO
1000BASE-X Half Duplex Support:
1 = 1000BASE-X Half Duplex is supported by the local device.
0 = 1000BASE-X Half Duplex is not supported by the local device.
13
1000BASE-T Full Duplex Support:
1 = 1000BASE-T Full Duplex is supported by the local device.
0 = 1000BASE-T Full Duplex is not supported by the local device.
12
1000BASE-T Half Duplex Support:
1 = 1000BASE-T Half Duplex is supported by the local device.
0 = 1000BASE-T Half Duplex is not supported by the local device.
11:0
RESERVED by IEEE: Writes ignored, read as 0.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
71
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.14 PHY Control Register (PHYCR)
表8-23. PHY Control Register (PHYCR), Address 0x0010
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:14
TX FIFO Depth
1, RW
TX FIFO Depth:
11 = 8 bytes/nibbles (1000Mbps/Other Speeds)
10 = 6 bytes/nibbles (1000Mbps/Other Speeds)
01 = 4 bytes/nibbles (1000Mbps/Other Speeds)
00 = 3 bytes/nibbles (1000Mbps/Other Speeds)
Note: FIFO is enabled only in the following modes:
1000BaseT + GMII
13:11
10
RESERVED
010, RO
0, RW
RESERVED
FORCE_LINK_GOOD
Force Link Good:
1 = Force link good according to the selected speed.
0 = Normal operation
9:8
POWER_SAVE_MODE
0, RW
Power-Saving Modes:
11 = Passive Sleep mode: Power down all digital and analog blocks.
10 =Active Sleep mode: Power down all digital and analog blocks.
Automatic power-up is performed when link partner is detected. Link
pulses are transmitted approximately once per 1.4 Sec in this mode
to wake up any potential link partner.
01 = IEEE mode: power down all digital and analog blocks.
Note: If DISABLE_CLK_125 (bit [4]of this register) is set to zero, the
PLL is also powered down.
00 = Normal mode
7
DEEP_POWER_DOWN_EN
0, RW
Deep power-down mode enable
1 = When power down is initiated through assertion of the external
power-down pin or through the POWER_DOWN bit in the BMCR, the
device enters a deep power-down mode.
0 = Normal operation.
6:5
4
MDI_CROSSOVER
DISABLE_CLK_125
RGZ: 10, RW
MDI Crosssover Mode:
1x = Enable automatic crossover
01 = Manual MDI-X configuration
00 = Manual MDI configuration
PAP: Strap, RW
0, RW
Disable 125MHz Clock:
This bit may be used in conjunction with POWER_SAVE_MODE (bits
9:8 of this register).
1 = Disable CLK125.
0 = Enable CLK125.
3
2
RESERVED
1, RO
0, RW
RESERVED: Writes ignored, read as 1.
STANDBY_MODE
Standby Mode:
1 = Enable standby mode. Digital and analog circuitry are powered
up, but no link can be established.
0 = Normal operation.
1
0
LINE_DRIVER_INV_EN
DISABLE_JABBER
0, RW
0, RW
Line Driver Inversion Enable:
1 = Invert Line Driver Transmission.
0 = Normal operation.
Disable Jabber
1 = Disable Jabber function.
0 = Enable Jabber function.
Copyright © 2022 Texas Instruments Incorporated
72
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.15 PHY Status Register (PHYSTS)
This register provides a single location within the register set for quick access to commonly accessed
information.
表8-24. PHY Status Register (PHYSTS), Address 0x0011
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:14
SPEED SELECTION
0, RO
Speed Select Status:
These two bits indicate the speed of operation as determined by
Auto-Negotiation or as set by manual configuration.
11 = Reserved
10 = 1000 Mbps
01 = 100 Mbps
00 = 10 Mbps
13
12
DUPLEX MODE
0, RO
Duplex Mode Status:
1 = Full Duplex
0 = Half Duplex.
PAGE RECEIVED
0, RO, LH, COR Page Received:
This bit is latched high and will be cleared upon a read.
1 = Page received.
0 = No page received.
11
10
9
SPEED DUPLEX RESOLVED
LINK_STATUS
0, RO
0, RO
0, RO
0, RO
0, RO
Speed Duplex Resolution Status:
1 = Auto-Negotiation has completed or is disabled.
0 = Auto-Negotiation is enabled and has not completed.
Link Status:
1 = Link is up.
0 = Link is down.
MDI_X_MODE_CD
MDI_X_MODE_AB
MDI/MDIX Resolution Status for C and D Line Driver Pairs:
1 = Resolved as MDIX
0 = Resolved as MDI.
8
MDI/MDIX Resolution Status for A and B Line Driver Pairs:
1 = Resolved as MDIX
0 = Resolved as MDI.
7
SPEED_OPT_STATUS
Speed Optimization Status:
1 = Auto-Negotiation is currently being performed with Speed
Optimization masking 1000BaseT abilities (Valid only during Auto-
Negotiation).
0 = Auto-Negotiation is currently being performed without Speed
Optimization.
6
SLEEP_MODE
WIRE_CROSS
0, RO
0, RO
Sleep Mode Status:
1 = Device currently in sleep mode.
0 = Device currently in active mode.
5:2
Crossed Wire Indication:
Indicates channel polarity in 1000BASE-T linked status. Bits [5:2]
correspond to channels [D,C,B,A], respectively.
1 = Channel polarity is reversed.
0 = Channel polarity is normal.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
73
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-24. PHY Status Register (PHYSTS), Address 0x0011 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
1
0
POLARITY STATUS
1, RO
10BASE-Te Polarity Status:
1 = Correct Polarity detected.
0 = Inverted Polarity detected.
JABBER DETECT
0, RO
Jabber Detect: This bit only has meaning in 10 Mbps mode.
This bit is a duplicate of the Jabber Detect bit in the BMSR register,
except that it is not cleared upon a read of the PHYSTS register.
1 = Jabber condition detected.
0 = No Jabber.
Copyright © 2022 Texas Instruments Incorporated
74
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.16 MII Interrupt Control Register (MICR)
This register implements the Interrupt PHY Specific Control register. The individual interrupt events must be
enabled by setting bits in the MII Interrupt Control Register (MICR). If the corresponding enable bit in the register
is set, an interrupt is generated if the event occurs.
表8-25. MII Interrupt Control Register (MICR), Address 0x0012
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
13
12
11
10
AUTONEG_ERR_INT_EN
0, RW
Enable Auto-Negotiation Error Interrupt:
1 = Enable Auto-Negotiation Error interrupt.
0 = Disable Auto-Negotiation Error interrupt.
SPEED_CHNG_INT_EN
0, RW
Enable Speed Change Interrupt:
1 = Enable Speed Change interrupt.
0 = Disable Speed Change interrupt.
DUPLEX_MODE_CHNG_INT_E 0, RW
N
Enable Duplex Mode Change Interrupt:
1 = Enable Duplex Mode Change interrupt.
0 = Disable Duplex Mode Change interrupt.
PAGE_RECEIVED_INT_EN
AUTONEG_COMP_INT_EN
0, RW
0, RW
Enable Page Received Interrupt:
1 = Enable Page Received Interrupt.
0 = Disable Page Received Interrupt.
Enable Auto-Negotiation Complete Interrupt:
1 = Enable Auto-Negotiation Complete Interrupt.
0 = Disable Auto-Negotiation Complete Interrupt.
LINK_STATUS_CHNG_INT_EN 0, RW
Enable Link Status Change Interrupt:
1 = Enable Link Status Change interrupt.
0 = Disable Link Status Change interrupt.
9
8
RESERVED
0, RO
0, RW
RESERVED
FALSE_CARRIER_INT_EN
Enable False Carrier Interrupt:
1 = Enable False Carrier interrupt.
0 = Disable False Carrier interrupt.
7
6
RESERVED
0, RO
RESERVED
MDI_CROSSOVER_CHNG_INT_ 0, RW
EN
Enable MDI Crossover Change Interrupt:
1 = Enable MDI Crossover Change interrupt.
0 = Disable MDI Crossover Change interrupt.
5
4
3
SPEED_OPT_EVENT_INT_EN
0, RW
Enable Speed Optimization Event Interrupt:
1 = Enable Speed Optimization Event Interrupt.
0 = Disable Speed Optimization Event Interrupt.
SLEEP_MODE_CHNG_INT_EN 0, RW
Enable Sleep Mode Change Interrupt:
1 = Enable Sleep Mode Change Interrupt.
0 = Disable Sleep Mode Change Interrupt.
WOL_INT_EN
0, RW
Enable Wake-on-LAN Interrupt:
1 = Enable Wake-on-LAN Interrupt.
0 = Disable Wake-on-LAN Interrupt.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
75
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-25. MII Interrupt Control Register (MICR), Address 0x0012 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
2
1
0
XGMII_ERR_INT_EN
0, RW
Enable xGMII Error Interrupt:
1 = Enable xGMII Error Interrupt.
0 = Disable xGMII Error Interrupt.
POLARITY_CHNG_INT_EN
JABBER_INT_EN
0, RW
0, RW
Enable Polarity Change Interrupt:
1 = Enable Polarity Change interrupt.
0 = Disable Polarity Change interrupt.
Enable Jabber Interrupt:
1 = Enable Jabber interrupt.
0 = Disable Jabber interrupt.
Copyright © 2022 Texas Instruments Incorporated
76
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.17 Interrupt Status Register (ISR)
This register contains event status for the interrupt function. If an event has occurred since the last read of this
register, the corresponding status bit will be set. The status indications in this register will be set even if the
interrupt is not enabled.
表8-26. Interrupt Status Register (ISR), Address 0x0013
BIT
BIT NAME
DEFAULT
0, RO, LH, COR Auto-Negotiation Error Interrupt:
1 = Auto-Negotiation Error interrupt is pending and is cleared by the
DESCRIPTION
15
14
13
12
11
10
AUTONEG_ERR_INT
current read.
0 = No Auto-Negotiation Error interrupt.
SPEED_CHNG_INT
0, RO, LH, COR Speed Change Interrupt:
1 = Speed Change interrupt is pending and is cleared by the current
read.
0 = No Speed Change interrupt.
DUPLEX_MODE_CHNG_INT
PAGE_RECEIVED_INT
AUTONEG_COMP_INT
LINK_STATUS_CHNG_INT
0, RO, LH, COR Duplex Mode Change Interrupt:
1 = Duplex Mode Change interrupt is pending and is cleared by the
current read.
0 = No Duplex Mode Change interrupt.
0, RO, LH, COR Page Received Interrupt:
1 = Page Received Interrupt is pending and is cleared by the current
read.
0 = No Page Received Interrupt is pending.
0, RO, LH, COR Auto-Negotiation Complete Interrupt:
1 = Auto-Negotiation Complete Interrupt is pending and is cleared by
the current read.
0 = No Auto-Negotiation Complete Interrupt is pending.
0, RO, LH, COR Link Status Change Interrupt:
1 = Link Status Change interrupt is pending and is cleared by the
current read.
0 = No Link Status Change interrupt is pending.
9
8
RESERVED
0, RO
RESERVED
FALSE_CARRIER_INT
0, RO, LH, COR False Carrier Interrupt:
1 = False Carrier interrupt is pending and is cleared by the current
read.
0 = No False Carrier interrupt is pending.
7
6
RESERVED
0, RO
RESERVED
MDI_CROSSOVER_CHNG_INT 0, RO, LH, COR MDI Crossover Change Interrupt:
1 = MDI Crossover Change interrupt is pending and is cleared by the
current read.
0 = No MDI Crossover Change interrupt is pending.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
77
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-26. Interrupt Status Register (ISR), Address 0x0013 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
5
4
SPEED_OPT_EVENT_INT
0, RO, LH, COR Speed Optimization Event Interrupt:
1 = Speed Optimization Event Interrupt is pending and is cleared by
the current read.
0 = No Speed Optimization Event Interrupt is pending.
SLEEP_MODE_CHNG_INT
0, RO, LH, COR Sleep Mode Change Interrupt:
1 = Sleep Mode Change Interrupt is pending and is cleared by the
current read.
0 = No Sleep Mode Change Interrupt is pending.
3
2
WOL_INT
0, RO, LH, COR Wake-on-LAN Interrupt:
1 = Wake-on-LAN Interrupt is pending.
0 = No Wake-on-LAN Interrupt is pending.
XGMII_ERR_INT
0, RO, LH, COR xGMII Error Interrupt:
1 = xGMII Error Interrupt is pending and is cleared by the current
read.
0 = No xGMII Error Interrupt is pending.
1
0
POLARITY_CHNG_INT
JABBER_INT
0, RO, LH, COR Polarity Change Interrupt:
1 = Polarity Change interrupt is pending and is cleared by the current
read.
0 = No Polarity Change interrupt is pending.
0, RO, LH, COR Jabber Interrupt:
1 = Jabber interrupt is pending and is cleared by the current read.
0 = No Jabber interrupt is pending.
Copyright © 2022 Texas Instruments Incorporated
78
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.18 Configuration Register 2 (CFG2)
表8-27. Configuration Register 2 (CFG2), Address 0x0014
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:14
13
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
INTERRUPT_POLARITY
1, RW
Configure Interrupt Polarity:
1 = Interrupt pin is active low.
0 = Interrupt pin is active high.
12
RESERVED
0, RO
RESERVED
11:10
SPEED_OPT_ATTEMPT_CNT
10, RW
Speed Optimization Attempt Count:
Selects the number of 1000BASE-T link establishment attempt
failures prior to performing Speed Optimization.
11 = 8
10 = 4
01 = 2
00 = 1
9
8
SPEED_OPT_EN
RGZ: 0, RW
Speed Optimization Enable:
1 = Enable Speed Optimization.
0 = Disable Speed Optimization.
PAP: Strap, RW
SPEED_OPT_ENHANCED_EN 1, RW
Speed Optimization Enhanced Mode Enable:
In enhanced mode, speed is optimized if energy is not detected in
channels C and D.
1 = Enable Speed Optimization enhanced mode.
0 = Disable Speed Optimization enhanced mode.
7
6
RESERVED
0, RO
1, RW
RESERVED
SPEED_OPT_10M_EN
Enable Speed Optimization to 10BASE-Te:
1 = Enable speed optimization to 10BASE-Te if link establishment
fails in 1000BASE-T and 100BASE-TX .
0 = Disable speed optimization to 10BASE-Te.
5:0
RESERVED
0 0111, RO
RESERVED
8.6.19 Receiver Error Counter Register (RECR)
表8-28. Receiver Error Counter Register (RECR), Address 0x0015
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
RXERCNT[15:0]
0, RO, WSC
RX_ER Counter:
Receive error counter. This register saturates at the maximum value
of 0xFFFF. It is cleared by dummy write to this register.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
79
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.20 BIST Control Register (BISCR)
This register is used for Build-In Self Test (BIST) configuration. The BIST functionality provides Pseudo Random
Bit Stream (PRBS) mechanism including packet generation generator and checker. Selection of the exact
loopback point in the signal chain is also done in this register.
表8-29. BIST Control Register (BISCR), Address 0x0016
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
PRBS_COUNT_MODE
0, RW
PRBS Continuous Mode:
1 = Continuous mode enabled. When one of the PRBS counters
reaches the maximum value, a pulse is generated and the counter
starts counting from zero again. This bit must be set for proper PRBS
operation.
0 = PRBS continuous mode disabled. PRBS operation is not
supported for this setting.
14
GEN_PRBS_PACKET
0, RW
Generated PRBS Packets:
1 = When the packet generator is enabled, it will generate
continuous packets with PRBS data. When the packet generator is
disabled, the PRBS checker is still enabled.
0 = When the packet generator is enabled, it will generate a single
packet with constant data. PRBS generation and checking is
disabled.
13
12
PACKET_GEN_64BIT_MODE
PACKET_GEN_EN
0, RW
0, RW
BIST Packet Size:
1 = Transmit 64 byte packets in packet generation mode.
0 = Transmit 1518 byte packets in packet generation mode
Packet BIST Enable:
1 = Enable packet/PRBS generator
0 = Disable packet/PRBS generator
11:8
7
RESERVED
0, RO
0, RW
RESERVED: Writes ignored, read as 0.
REV_LOOP_RX_DATA_CTRL
Reverse Loopback Receive Data Control:
This bit may only be set in Reverse Loopback mode.
1 = Send RX packets to MAC in reverse loop
0 = Suppress RX packets to MAC in reverse loop
6
MII_LOOP_TX_DATA_CTRL
LOOPBACK_MODE
0, RW
0, RW
MII Loopback Transmit Data Control:
This bit may only be set in MII Loopback mode.
1 = Transmit data to MDI in MII loop
0 = Suppress data to MDI in MII loop
5:2
Loopback Mode Select:
PCS Loopback must be disabled (Bits [1:0] =00) prior to selecting the
loopback mode.
1000: Reverse loop
0100: External loop
0010: Analog loop
0001: Digital loop
Copyright © 2022 Texas Instruments Incorporated
80
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-29. BIST Control Register (BISCR), Address 0x0016 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
1:0
PCS_LOOPBACK
0, RW
PCS Loopback Select:
When configured for 100Base-TX:
11: Loop after MLT3 encoder (full TX/RX path)
10: Loop after scrambler, before MLT3 encoder
01: Loop before scrambler
When configured for 1000Base-T:
x1: Loop before 1000Base-T signal processing.
8.6.21 Status Register 2 (STS2)
表8-30. Status Register 2 (STS2), Address 0x0017
BIT
BIT NAME
DEFAULT
0, RO
0, RO
DESCRIPTION
15:12
11
RESERVED
PRBS_LOCK
RESERVED: Writes ignored, read as 0.
PRBS Lock Status:
1 = PRBS checker is locked to the received byte stream.
0 = PRBS checker is not locked.
10
9
PRBS_LOCK_LOST
PKT_GEN_BUSY
0, RO, LH, COR PRBS Lock Lost:
1 = PRBS checker has lost lock.
0 = PRBS checker has not lost lock.
0, RO
0, RO
0, RO
0, RO
0, RO
Packet Generator Busy:
1 = Packet generation is in process.
0 = Packet generation is not in process.
8
SCR_MODE_MASTER_1G
SCR_MODE_MASTER_1G
CORE_PWR_MODE
RESERVED
Gigabit Master Scramble Mode:
1 = 1G PCS (master) is in legacy encoding mode.
0 = 1G PCS (master) is in normal encoding mode..
7
Gigabit Slave Scramble Mode:
1 = 1G PCS (slave) is in legacy encoding mode.
0 = 1G PCS (slave) is in normal encoding mode..
6
Core Power Mode:
1 = Core is in normal power mode.
0 = Core is power-down mode or in sleep mode.
5:0
RESERVED: Writes ignored, read as 0.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
81
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.22 LED Configuration Register 1 (LEDCR1)
This register maps the LED functions to the corresponding pins.
表8-31. LED Configuration Register 1 (LEDCR1), Address 0x0018
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:12
LED_GPIO_SEL
RW, 0110
Source of the GPIO LED_3:
1111: Reserved
1110: Receive Error
1101: Receive Error or Transmit Error
1100: RESERVED
1011: Link established, blink for transmit or receive activity
1010: Full duplex
1001: 100/1000BT link established
1000: 10/100BT link established
0111: 10BT link established
0110: 100 BTX link established
0101: 1000BT link established
0100: Collision detected
0011: Receive activity
0010: Transmit activity
0001: Receive or Transmit activity
0000: Link established
11:8
LED_2_SEL
RW, 0001
Source of LED_2:
1111: Reserved
1110: Receive Error
1101: Receive Error or Transmit Error
1100: RESERVED
1011: Link established, blink for transmit or receive activity
1010: Full duplex
1001: 100/1000BT link established
1000: 10/100BT link established
0111: 10BT link established
0110: 100 BTX link established
0101: 1000BT link established
0100: Collision detected
0011: Receive activity
0010: Transmit activity
0001: Receive or Transmit activity
0000: Link established
Copyright © 2022 Texas Instruments Incorporated
82
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-31. LED Configuration Register 1 (LEDCR1), Address 0x0018 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
7:4
LED_1_SEL
RW, 0101
Source of LED_1:
1111: Reserved
1110: Receive Error
1101: Receive Error or Transmit Error
1100: RESERVED
1011: Link established, blink for transmit or receive activity
1010: Full duplex
1001: 100/1000BT link established
1000: 10/100BT link established
0111: 10BT link established
0110: 100 BTX link established
0101: 1000BT link established
0100: Collision detected
0011: Receive activity
0010: Transmit activity
0001: Receive or Transmit activity
0000: Link established
3:0
LED_0_SEL
RW, 0000
Source of LED_0:
1111: Reserved
1110: Receive Error
1101: Receive Error or Transmit Error
1100: RESERVED
1011: Link established, blink for transmit or receive activity
1010: Full duplex
1001: 100/1000BT link established
1000: 10/100BT link established
0111: 10BT link established
0110: 100 BTX link established
0101: 1000BT link established
0100: Collision detected
0011: Receive activity
0010: Transmit activity
0001: Receive or Transmit activity
0000: Link established
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
83
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.23 LED Configuration Register 2 (LEDCR2)
This register provides the ability to directly control any or all LED outputs.
表8-32. LED Configuration Register 2 (LEDCR2), Address 0x0019
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
LED_GPIO_POLARITY
LED_GPIO_DRV_VAL
LED_GPIO_DRV_EN
1, RW
0, RW
0, RW
GPIO LED Polarity:
1 = Active high
0 = Active low
13
12
GPIO LED Drive Value:
Value to force on GPIO LED
This bit is only valid if enabled through LED_GPIO_DRV_EN.
GPIO LED Drive Enable:
1 = Force the value of the LED_GPIO_DRV_VAL bit onto the GPIO
LED.
0 = Normal operation
11
10
RESERVED
0, RO
1, RW
RESERVED: Writes ignored, read as 0.
LED_2_POLARITY
LED_2 Polarity:
1 = Active high
0 = Active low
9
8
LED_2_DRV_VAL
LED_2_DRV_EN
0, RW
0, RW
LED_2 Drive Value:
Value to force on LED_2
This bit is only valid if enabled through LED_2_DRV_EN.
LED_2 Drive Enable:
1 = Force the value of the LED_2_DRV_VAL bit onto LED_2.
0 = Normal operation
7
6
RESERVED
0, RO
1, RW
RESERVED: Writes ignored, read as 0.
LED_1_POLARITY
LED_1 Polarity:
1 = Active high
0 = Active low
5
4
LED_1_DRV_VAL
LED_1_DRV_EN
0, RW
0, RW
LED_1 Drive Value:
Value to force on LED_1
This bit is only valid if enabled through LED_1_DRV_EN.
LED_1 Drive Enable:
1 = Force the value of the LED_1_DRV_VAL bit onto LED_1.
0 = Normal operation
3
2
RESERVED
0, RO
1, RW
RESERVED: Writes ignored, read as 0.
LED_0_POLARITY
LED_0 Polarity:
1 = Active high
0 = Active low
1
0
LED_0_DRV_VAL
LED_0_DRV_EN
0, RW
0, RW
LED_0 Drive Value:
Value to force on LED_0
This bit is only valid if enabled through LED_0_DRV_EN.
LED_0 Drive Enable:
1 = Force the value of the LED_0_DRV_VAL bit onto LED_0.
0 = Normal operation
8.6.24 LED Configuration Register (LEDCR3)
This register controls the LED blink rate and stretching.
表8-33. LED Configuration Register 3 (LEDCR3), Address 0x001A
BIT
BIT NAME
RESERVED
LEDS_BYPASS_STRETCHING 0, RW
DEFAULT
DESCRIPTION
15:3
2
0, RO
RESERVED: Writes ignored, read as 0.
Bypass LED Stretching:
1 = Bypass LED Stretching
0 = Normal operation
Copyright © 2022 Texas Instruments Incorporated
84
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-33. LED Configuration Register 3 (LEDCR3), Address 0x001A (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
1:0
LEDS_BLINK_RATE
10, RW
LED Blink Rate:
11: 2 Hz (500 ms)
10: 5 Hz (200 ms)
01: 10 Hz (100 ms)
00 = 20 Hz (50 ms)
8.6.25 Configuration Register 3 (CFG3)
表8-34. Configuration Register 3 (CFG3), Address 0x001E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
Fast Link-Up in Parallel Detect
0, RW
Fast Link-Up in Parallel Detect Mode:
1 = Enable Fast Link-Up time During Parallel Detection
0 = Normal Parallel Detection link establishment
In Fast Auto MDI-X this bit is automatically set.
14
Fast AN Enable
0, RW
Fast Auto-Negotiation Enable:
1 = Enable Fast Auto-Negotiation mode –The PHY auto-negotiates
using Timer setting according to Fast AN Sel bits
0 = Disable Fast Auto-Negotiation mode –The PHY auto-
negotiates using normal Timer setting
Adjusting these bits reduces the time it takes to Auto-negotiate
between two PHYs. Note: When using this option care must be
taken to maintain proper operation of the system. While shortening
these timer intervals may not cause problems in normal operation,
there are certain situations where this may lead to problems.
13:12
Fast AN Sel
0, RW
Fast Auto-Negotiation Select bits:
Fast AN
Select
Break
Link
Link Fall
Inhibit
Auto-Neg
Wait
Timer(ms)
Timer(ms)
Timer(ms)
<00>
<01>
<10>
<11>
80
50
35
120
240
NA
75
50
150
NA
100
NA
Adjusting these bits reduces the time it takes to auto-negotiate
between two PHYs. In Fast AN mode, both PHYs should be
configured to the same configuration. These 2 bits define the
duration for each state of the Auto-Negotiation process according to
the table above. The new duration time must be enabled by setting
Fast AN En - bit 4 of this register. Note: Using this mode in cases
where both link partners are not configured to the same Fast Auto-
Negotiation configuration might produce scenarios with unexpected
behavior.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
85
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-34. Configuration Register 3 (CFG3), Address 0x001E (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
11
Extended FD Ability
0, RW
Extended Full-Duplex Ability:
1 = Force Full-Duplex while working with link partner in forced 100B-
TX. When the PHY is set to Auto-Negotiation or Force 100B-TX and
the link partner is operated in Force 100B-TX, the link is always Full
Duplex
0 = Disable Extended Full Duplex Ability. Decision to work in Full
Duplex or Half Duplex mode follows IEEE specification.
10
9
RESERVED
0, RO
0, RW
RESERVED
Robust Auto-MDIX
Robust Auto-MDIX:
1 =Enable Robust Auto MDI/MDIX resolution
0 = Normal Auto MDI/MDIX mode
If link partners are configured to operational modes that are not
supported by normal Auto MDI/MDIX mode (like Auto-Neg versus
Force 100Base-TX or Force 100Base-TX versus Force 100Base-
TX), this Robust Auto MDI/MDIX mode allows MDI/MDIX resolution
and prevents deadlock.
8
Fast Auto-MDIX
0, RW
Fast Auto MDI/MDIX:
1 = Enable Fast Auto MDI/MDIX mode
0 = Normal Auto MDI/MDIX mode
If both link partners are configured to work in Force 100Base-TX
mode (Auto-Negotiation is disabled), this mode enables Automatic
MDI/MDIX resolution in a short time.
7
6
INT_OE
0, RW
0, RW
Interrupt Output Enable:
1 = INTN/PWDNN Pad is an Interrupt Output.
0 = INTN/PWDNN Pad in a Power-Down Input.
FORCE_INTERRUPT
Force Interrupt:
1 = Assert interrupt pin.
0 = Normal interrupt mode.
5:3
2
RESERVED
TDR_FAIL
0, RO
0, RO
RESERVED: Writes ignored, read as 0.
TDR Failure:
1 = TDR failed.
0 = Normal TDR operation.
1
0
TDR_DONE
TDR_START
1, RO
0, RW
TDR Done:
1 = TDR has completed.
0 = TDR has not completed.
TDR Start:
1 = Start TDR.
0 = Normal operation
Copyright © 2022 Texas Instruments Incorporated
86
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.26 Control Register (CTRL)
表8-35. Control Register (CTRL), Address 0x001F
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
SW_RESET
0, RW, SC
Software Reset:
1 = Perform a full reset, including registers.
0 = Normal operation.
14
SW_RESTART
RESERVED
0, RW, SC
0, RO
Software Restart:
1 = Perform a full reset, not including registers. .
0 = Normal operation.
13:0
RESERVED: Writes ignored, read as 0.
8.6.27 Testmode Channel Control (TMCH_CTRL)
表8-36. Testmode Channel Control (TMCH_CTRL), Address 0x0025
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
RESERVED
0x04
RESERVED
Test mode Channel Select.
If bit 7 is set then Test mode is driven on all 4 channels. If bit 7 is
cleared then test modes are driven according to bits 6:5 as follows:
00: Channel A
01: Channel B
10: Channel C
11: Channel D
RESERVED
7:5
TM_CH_SEL
RESERVED
0x0
4:0
0x00
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
87
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.28 Robust Auto MDIX Timer Configuration Register (AMDIX_TMR_CFG)
In order to use this register the Robust AMDIX feature must be enabled.
表8-37. Robust Auto MDIX Timer Configuration Register (RAMDIX_TMR_CFG), Address 0x002C
BIT
BIT NAME
RESERVED
RAMDIX_TMR
DEFAULT
0x141, RW
0xF, RW
DESCRIPTION
15:4
3:0
RESERVED
Robust Auto MDIX Timer
0000: 32 ms
0001: 64 ms
0010: 96 ms
.
.
1111: 480 ms
Copyright © 2022 Texas Instruments Incorporated
88
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.29 Fast Link Drop Configuration Register (FLD_CFG)
表8-38. Fast Link Drop Configuration Register (FLD_CFG), Address 0x002D
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
FORCE_DROP
0, RW
Force Drop Link
Forces the link partner to drop the link when no signal is received.
1 = Drops link
0 = Normal operation
FLD_EN
0, RW
1000BASE-T Fast Link Drop:
This bit must be set to 0 during the link up process. After the link is
established set this bit to 1 to enable FLD.
1 = Enable FLD
0 = Normal operation
13
RESERVED
FLD_STS
0, RO
RESERVED
12:8
0, RO, LH
Fast Link Drop Status:
Status Registers that latch high each time a given Fast Link Down
mode is activated and causes a link drop (assuming this criterion
was enabled):
Bit 12: Descrambler Loss Sync
Bit 11: RX Errors
Bit 10: MLT3 Errors
Bit 9: SNR level
Bit 8: Signal/Energy Lost
7:5
4:0
RESERVED
0, RO
0, RW
RESERVED
FLD_SRC_CFG
Fast Link Drop Source Configuration:
The following FLD sources can be configured independently:
Bit 4: Descrambler Loss Sync
Bit 3: RX Errors
Bit 2: MLT3 Errors
Bit 1: SNR level
Bit 0: Signal/Energy Lost
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
89
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.30 Fast Link Drop Threshold Configuration Register (FLD_THR_CFG)
表8-39. Fast Link Drop Threshold Configuration Register (FLD_THR_CFG), Address 0x002E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:11
10:8
7
RESERVED
0, RO
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
0x2, RW
0, RO
RESERVED
6:4
3
RESERVED
0x2, RW
0, RO
RESERVED
2:0
ENERGY_LOST_FLD_THR
0x1, RW
Energy Lost Threshold for FLD Energy Lost Mode
ENERGY_LOST_FLD_THR will be asserted if energy detector
accumulator falls below this threshold. When using strap to enable
FLD feature, this bit defaults to 0x2. Register write is needed to
change it to 0x1. Changing the field to other value is not advised.
8.6.31 Configuration Register 4 (CFG4)
表8-40. Configuration Register 4 (CFG4), Address 0x0031
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:13
12
RESERVED
000, RO
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
1, RO
11:9
8
RESERVED
000, RO
0, RW
RESERVED
7
INT_TST_MODE_1
Strap, RW
Reserved; 0: Normal Operation.
If RX_CTRL is strapped to mode1/mode2 then PHY will go to
internal test mode. Reg x6F[8] = 0 will also indicate the test mode
entry request from RX_CTRL's strap . To overrule this test mode
entry through strap mode, INT_TST_MODE_1bit can be set to 0.
1: Internal Test Mode 1, this bit must be cleared
0: Normal Operation
6:1
0
RESERVED
001 000, RO
Strap, RW
RESERVED
PORT_MIRROR_EN
Port Mirror Enable:
1 = Enable port mirroring.
0 = Normal operation
8.6.32 RGMII Control Register (RGMIICTL)
This register provides access to the RGMII controls.
表8-41. RGMII Control Register (RGMIICTL), Address 0x0032
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
RGMII_EN
RGZ: 1, RW
RGMII Enable:
1 = Enable RGMII interface.
0 = Disable RGMII interface.
PAP: Strap, RW
6:5
4:3
RGMII_RX_HALF_FULL_THR
RGMII_TX_HALF_FULL_THR
10, RW
10, RW
RGMII Receive FIFO Half Full Threshold:
This field controls the RGMII receive FIFO half full threshold.
RGMII Transmit FIFO Half Full Threshold:
This field controls the RGMII transmit FIFO half full threshold.
2
1
RESERVED
0, RO
0, RW
RESERVED: Writes ignored, read as 0.
RGMII_TX_CLK_DELAY
RGMII Transmit Clock Delay:
1 = RGMII transmit clock is shifted relative to transmit data.
0 = RGMII transmit clock is aligned to transmit data.
0
RGMII_RX_CLK_DELAY
0, RW
RGMII Receive Clock Delay:
1 = RGMII receive clock is shifted relative to receive data.
0 = RGMII receive clock is aligned to receive data.
Copyright © 2022 Texas Instruments Incorporated
90
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.33 RGMII Control Register 2 (RGMIICTL2)
表8-42. RGMII Control Register 2 (RGMIICTL2), Address 0x0033
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:5
4
RESERVED
0, RO
RESERVED
RGMII_AF_BYPASS_EN
RESERVED
0, RW
0, RO
RGMII Async FIFO Bypass Enable:
1 = Enable RGMII Async FIFO Bypass.
0 = Normal operation.
3:0
RESERVED
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
91
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.34 100BASE-TX Configuration (100CR)
表8-43. 100BASE-TX Configuration Register (100CR), Address 0x0043
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:12
11
RESERVED
0, RO
RESERVED
Disable 100Base-TX Descrambler Timeout:
DESCRAM_TIMEOUT_DIS
0, RW
1 = Disable packet reception when received packet violates the
descrambler timeout. This occurs when the packet is longer than 1.5
ms.
0 = Stops packet reception when received packet violates the
descrambler timeout. This occurs when the packet is longer than 1.5
ms.
10:7
6
DESCRAM_TIMEOUT
FORCE_100_OK
ENH_MLT3_DET_EN
ENH_IPG_DET_EN
BYPASS_4B5B_RX
SCR_DIS
1111, RW
0, RW
1, RW
0, RW
0, RW
0, RW
0, RW
0, RW
Descrambler Timeout:
Adjust the descrambler time out value. This value refers to the
recovery time due to descrambler unlock. Timer is in ms units.
Force 100-Mbps Good Link:
1 = Forces 100-Mbps good link.
0 = Normal operation.
5
Enhanced MLT-3 Detection Enable:
1 = Enable enhanced MLT-3 Detection.
0 = Normal operation.
4
Enhanced Interpacket Gap Detection Enable:
1 = Enable enhanced interpacket gap detection.
0 = Normal operation.
3
Bypass 4B/5B Receive Decoder:
1 = Bypass 4B/5B decoder in receive path.
0 = Normal operation.
2
Disable Scrambler:
1 = Disable scrambler.
0 = Normal operation.
1
ODD_NIBBLE_DETECT
FAST_RX_DV
Enable Odd Nibble Detection:
1 = Detect when an odd number of nibbles is received.
0 = Normal operation.
0
Fast RX_DV Enable:
1 = Enable fast RX_DV.
0 = Normal operation.
Copyright © 2022 Texas Instruments Incorporated
92
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.35 Viterbi Module Configuration (VTM_CFG)
表8-44. Viterbi Module Configuration (VTM_CFG), Address 0x0053
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:4
3:0
RESERVED
0x205, RO
RESERVED
VTM_IDLE_CHECK_CNT_THR 0x5, RW
Viterbi Detector Idle Count Threshold
Threshold for consecutive amount of Idle symbols for Viterbi Idle
detector to assert Idle Mode.
Default value 0x5 is for IPG >= 12. Set this field to 0x4: for IPG < 12.
Please verify new register settings through system level tests if this
field is changed.
8.6.36 Skew FIFO Status (SKEW_FIFO)
表8-45. Skew FIFO Status (SKEW_FIFO), Address 0x0055
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:4
RESERVED
0, RO
RESERVED
CH_B_SKEW
CH_A_SKEW
0, RO
0, RO
Skew of RX channel B to align symbols in # of clock cycles.
Skew of RX channel A to align symbols in # of clock cycles.
3:0
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
93
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.37 Strap Configuration Status Register 1 (STRAP_STS1)
表8-46. Strap Configuration Status Register 1 (STRAP_STS1), Address 0x006E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
14
13
12
STRAP_MIRROR_EN
Strap, RO
Mirror Enable Strap:
1 = Port mirroring strapped to enable.
0 = Port mirroring strapped to disable.
STRAP_LINK_DOWNSHIFT_EN Strap, RO
Link Downshift Enable Strap:
1 = Link Downshift strapped to enable.
0 = Link Downshift strapped to disable.
STRAP_CLK_OUT_DIS(PAP
only)
Strap, RO
Strap, RO
Clock Output Disable Strap:
1 = Clock output strapped to disable.
0 = Clock output strapped to enable.
STRAP_RGMII_DIS
RGMII Disable Strap:
1 = RGMII strapped to disable.
0 = RGMII strapped to enable.
11
10
RESERVED
0, RO
RESERVED
STRAP_AMDIX_DIS
Strap, RO
Auto-MDIX Disable Strap:
1 = Auto-MDIX strapped to disable.
0 = Auto-MDIX strapped to enable.
9
STRAP_FORCE_MDI_X
STRAP_HD_EN
Strap, RO
Strap, RO
Strap, RO
Strap, RO
Strap, RO
Force MDI/X Strap:
1 = Force MDIX strapped to enable.
0 = Force MDI strapped to enable.
8
Half Duplex Enable Strap:
1 = Half Duplex strapped to enable.
0 = Full Duplex strapped to enable.
7
STRAP_ANEG_DIS
Auto-Negotiation Disable Strap:
1 = Auto-Negotiation strapped to disable.
0 = Auto-Negotiation strapped to enable.
6:5
4:0
STRAP_ANEG_SEL (PAP)
STRAP_PHY_ADD (PAP)
Speed Select Strap:
SPEED_SEL[1:0] values from straps for PAP devices
See Speed Select Strap Details table.
PHY Address Strap for PAP:
PHY address value from straps.
6
5
RESERVED (RGZ)
0, RO
RESERVED
STRAP_SPEED_SEL (RGZ)
Strap, RO
SPEED_SEL value from strap for RGZ devices
See Speed Select Strap Details table.
4
RESERVED
0, RO
RESERVED
3:0
STRAP_PHY_ADD (RGZ)
Strap, RO
PHY Address Strap for RGZ:
PHY address value from straps.
Copyright © 2022 Texas Instruments Incorporated
94
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.38 Strap Configuration Status Register 2 (STRAP_STS2)
表8-47. Strap Configuration Status Register 2 (STRAP_STS2), Address 0x006F
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:11
10
RESERVED
0, RO
RESERVED
STRAP_ FLD
Strap, RO
Fast Link Drop (FLD) Enable Strap:
1 = FLD strapped to enable.
0 = FLD strapped to disable.
10
9
RESERVED
0, RO
0, RO
0, RO
0, RO
0, RO
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
8
RESERVED
7
RESERVED
6:4
6:4
RESERVED (PAP)
STRAP_RGMII_CLK_SKEW_TX Strap, RO
(RGZ)
RGMII Transmit Clock Skew Strap:
RGMII_TX_DELAY_CTRL[2:0] values from straps.
See RGMII Transmit Clock Skew Details table for more information.
3
RESERVED
0, RO
0, RO
RESERVED
RESERVED
2:0
2:0
RESERVED (PAP)
STRAP_RGMII_CLK_SKEW_RX Strap, RO
(RGZ)
RGMII Receive Clock Skew Strap:
RGMII_RX_DELAY_CTRL[2:0] values from straps.
See RGMII Transmit Clock Skew Details table for more information.
8.6.39 BIST Control and Status Register 1 (BICSR1)
表8-48. BIST Control and Status Register 1 (BICSR1), Address 0x0071
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PRBS_BYTE_CNT
0x0000, RO
Holds the number of total bytes received by the PRBS checker.
Value in this register is locked when write is done to register BICSR2
bit[0] or bit[1].
The count stops at 0xFFFF when PRBS_COUNT_MODE in BISCR
register (0x0016) is set to 0.
8.6.40 BIST Control and Status Register 2 (BICSR2)
表8-49. BIST Control and Status Register 2 (BICSR2), Address 0x0072
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:11
10
Reserved
0x00, RO
Ignored on Read
PRBS Checker Packet Count Overflow
If set, PRBS Packet counter has reached overflow. Overflow is
cleared when PRBS counters are cleared by setting bit #1 of this
register.
PRBS_PKT_CNT_OVF
0, RO
PRBS Byte Count Overflow
9
8
PRBS_BYTE_CNT_OVF
Reserved
0, RO
0,RO
If set, PRBS Byte counter has reached overflow. Overflow is cleared
when PRBS counters are cleared by setting bit #1 of this register.
Ignore on Read
Holds number of error bytes that are received by PRBS checker.
Value in this register is locked when write is done to bit[0] or bit[1]
When PRBS Count Mode set to zero, count stops on 0xFF (see
register 0x0016)
7:0
PRBS_ERR_CNT
0x00, RO
Notes: Writing bit 0 generates a lock signal for the PRBS counters.
Writing bit 1 generates a lock and clear signal for the PRBS counters
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
95
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.41 BIST Control and Status Register 3 (BICSR3)
表8-50. BIST Control and Status Register 3 (BICSR3), Address 0x007B
BIT
BIT NAME
DEFAULT
DESCRIPTION
Length of the generated BIST packets. The value of this register
defines the size (in bytes) of every packet that is generated by the
BIST. Default value is 0x05DC, which is equal to 1500 bytes.
Each packet is appended with 13 nibbles of 0x5 and then 0xD5
(SFD).
15:0
PKT_LEN_PRBS
0x05DC, RW
8.6.42 BIST Control and Status Register 4 (BICSR4)
表8-51. BIST Control and Status Register 4 (BICSR4), Address 0x007C
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
RESERVED
0x00, RO
RESERVED
Inter Packet Gap (IPG) Length defines the size of the gap (in bytes)
between any 2 successive packets generated by the BIST. Default
value is 0x7D (equal to 500 bytes). An increment in this fields value
corresponds to an addition of 4 bytes to the IPG Length.
IPG_LEN
0x7D, RW
8.6.43 Configuration for Receiver's Equalizer (CRE)
表8-52. Configuration for Receiver's Equalizer (CRE), Address 0x008A
BIT
BIT NAME
DEFAULT
DESCRIPTION
Configuration for receiver's equalizer. Value 0x010F may further
improve the immunity margins during EMC testing.
15:0
CONFIG_REC_EQ
0x0000, RW
Copyright © 2022 Texas Instruments Incorporated
96
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.44 RGMII Delay Control Register (RGMIIDCTL)
This register provides access to the RGMII delay controls.
表8-53. RGMII Delay Control Register (RGMIIDCTL), Address 0x0086
BIT
BIT NAME
RESERVED
RGMII_TX_DELAY_CTRL
DEFAULT
DESCRIPTION
15:8
7:4
0, RO
RESERVED: Writes ignored, read as 0.
RGZ: Strap,
RW
RGMII Transmit Clock Delay:
1111: 4.00 ns
1110: 3.75 ns
1101: 3.50 ns
1100: 3.25 ns
1011: 3.00 ns
1010: 2.75 ns
1001: 2.50 ns
1000: 2.25 ns
0111: 2.00 ns
0110: 1.75 ns
0101: 1.50 ns
0100: 1.25 ns
0011: 1.00 ns
0010: 0.75 ns
0001: 0.50 ns
0000: 0.25 ns
PAP: 0111, RW
3:0
RGMII_RX_DELAY_CTRL
RGZ: Strap,
RW
RGMII Receive Clock Delay:
1111: 4.00 ns
1110: 3.75 ns
1101: 3.50 ns
1100: 3.25 ns
1011: 3.00 ns
1010: 2.75 ns
1001: 2.50 ns
1000: 2.25 ns
0111: 2.00 ns
0110: 1.75 ns
0101: 1.50 ns
0100: 1.25 ns
0011: 1.00 ns
0010: 0.75 ns
0001: 0.50 ns
0000: 0.25 ns
PAP: 0111, RW
8.6.45 Configuration of Receiver's LPF (CRLPF)
表8-54. Configuration of Receiver's LPF (CRLPF), Address 0x00B3
BIT
BIT NAME
DEFAULT
DESCRIPTION
Configuration of receiver's LPF. Value 0x000C may further improve
the immunity margins during EMC testing.
15:0
CONFIG_REC_LPF
0x0088, RW
8.6.46 Enable Control of Receiver's Equalizer (ECRE)
表8-55. Enable Control of Receiver's Equalizer (ECRE), Address 0x00C0
BIT
BIT NAME
DEFAULT
DESCRIPTION
Enable control of receiver's equalizer. Value 0x0000 may further
improve the immunity margins during EMC testing.
15:0
EN_CTRL_REC_EQ
0x0000, RW
8.6.47 PLL Clock-out Control Register (PLLCTL)
表8-56. PLL Clock-out Control Register (PLLCTL), Address 0x00C6
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:5
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
97
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-56. PLL Clock-out Control Register (PLLCTL), Address 0x00C6 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
4
CLK_MUX
0, RW
Internal Clock MUX Control:
1 = Configures analog CLK_OUT to be TX_TCLK for compliance
testing.
0 = Normal operation.
3:0
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
8.6.48 Sync FIFO Control (SYNC_FIFO_CTRL)
表8-57. Sync FIFO Control (SYNC_FIFO_CTRL), Address 0x00E9
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
RESERVED
0x9F22, RW
RESERVED
8.6.49 Loopback Configuration Register (LOOPCR)
表8-58. Loopback Configuration Register (LOOPCR), Address 0x00FE
BIT
BIT NAME
DEFAULT
1110 0111 0010 Loopback Configuration Value:
0001, RW 1110 0111 0010 000: Configuration for loopback modes.
DESCRIPTION
15:0
LOOP_CFG_VAL
A software reset through bit 14 of the Control Register (CTRL),
address 0x001F, is required after changes to this register value.
Other values for this register are not recommended.
8.6.50 DSP Configuration (DSP_CONFIG)
表8-59. DSP Configuration (DSP_CONFIG), Address 0x0100
BIT
BIT NAME
DEFAULT
DESCRIPTION
DSP Configuration. Value 0x1027 may further improve the immunity
margins during EMC testing.
15:0
DSP_CONFIG
0x051C, RW
8.6.51 DSP Feedforward Equalizer Configuration (DSP_FFE_CFG)
Certain applications may need this register to be configured to 0x0E81 to improve Short Cable performance.
Changing this register to 0x0E81, will not effect Long Cable performance.
表8-60. DSP Feedforward Equalizer Configuration (DSP_FFE_CFG), Address 0x012C
BIT
BIT NAME
RESERVED
FFE_EQ
DEFAULT
DESCRIPTION
15:10
9:0
0000 11, RO
RESERVED
00 0010 1101, FFE Equalizer Configuration
RW
Set this field to 10 1000 0001 when using cables of length <= 1 m.
Copyright © 2022 Texas Instruments Incorporated
98
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.52 Receive Configuration Register (RXFCFG)
This register provides receive configuration for Wake-on-LAN (WoL).
表8-61. Receive Configuration Register (RXFCFG), Address 0x0134
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:12
11
RESERVED
0, RO
RESERVED
WOL_OUT_CLEAR
0, RW, SC
00, RW
Clear Wake-on-LAN Output:
This bit is only applicable when configured for level mode.
1 = Clear Wake-on-LAN output
10:9
WOL_OUT_STRETCH
Wake-on-LAN Output Stretch:
If WoL out is configured for pulse mode, the pulse length is defined
as the following number of 125-MHz clock cycles:
11 = 64 clock cycles
10 = 32 clock cycles
01 = 16 clock cycles
00 = 8 clock cycles
8
7
WOL_OUT_MODE
0, RW
0, RW
Wake-on-LAN Output Mode:
1 = Level Mode. WoL is cleared by a write to WOL_OUT_CLEAR (bit
11).
0 = Pulse Mode. Pulse width is configured via
WOL_OUT_STRETCH (bits 10:9).
ENHANCED_MAC_SUPPORT
Enable Enhanced Receive Features:
1 = Enable for Wake-on-LAN, CRC check, and Receive 1588
indication.
0 = Normal operation.
6
5
RESERVED
SCRON_EN
0, RO
0, RW
RESERVED
Enable SecureOn Password:
1 = SecureOn Password enabled.
0 = SecureOn Password disabled.
4
WAKE_ON_UCAST
0, RW
Wake on Unicast Packet:
1 = Issue an interrupt upon reception of Unicast packet.
0 = Do not issue an interrupt upon reception of Unicast packet.
3
2
RESERVED
0, RO
1, RW
RESERVED
WAKE_ON_BCAST
Wake on Broadcast Packet:
1 = Issue an interrupt upon reception of Broadcast packet.
0 = Do not issue an interrupt upon reception of Broadcast packet.
1
0
WAKE_ON_PATTERN
WAKE_ON_MAGIC
0, RW
0, RW
Wake on Pattern Match:
1 = Issue an interrupt upon pattern match.
0 = Do not issue an interrupt upon pattern match.
Wake on Magic Packet:
1 = Issue an interrupt upon reception of Magic packet.
0 = Do not issue an interrupt upon reception of Magic packet.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
99
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.53 Receive Status Register (RXFSTS)
This register provides status for receive functionality.
表8-62. Receive Status Register (RXFSTS), Address 0x0135
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7
RESERVED
0, RO
RESERVED
SFD Error:
SFD_ERR
0, R0, LH, SC
0, R0, LH, SC
0, R0, LH, SC
0, R0, LH, SC
1 = Packet with SFD error (without an 0x5D SFD byte) received.
0 = No SFD error seen.
6
5
4
BAD_CRC
Bad CRC:
1 = A packet with a bad CRC was received.
0 = No bad CRC seen.
SCRON_HACK
UCAST_RCVD
SecureOn Hack Attempt Flag:
1 = SecureOn Hack attempt seen.
0 = No SecureOn Hack attempt seen.
Unicast Packet Received:
1 = A valid Unicast packet was received.
0 = No valid Unicast packet was received.
3
2
RESERVED
0, RO
RESERVED
BCAST_RCVD
0, R0, LH, SC
Broadcast Packet Received:
1 = A valid Broadcast packet was received.
0 = No valid Broadcast packet was received.
1
0
PATTERN_RCVD
MAGIC_RCVD
0, R0, LH, SC
0, R0, LH, SC
Pattern Match Received:
1 = A valid packet with the configured pattern was received.
0 = No valid packet with the configured pattern was received.
Magic Packet Received:
1 = A valid Magic packet was received.
0 = No valid Magic packet was received.
Copyright © 2022 Texas Instruments Incorporated
100 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.54 Pattern Match Data Register 1 (RXFPMD1)
表8-63. Pattern Match Data Register 1 (RXFPMD1), Address 0x0136
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PMATCH_DATA_15_0
0, RW
Bits 15:0 of Perfect Match Data - used for DA (destination address)
match
8.6.55 Pattern Match Data Register 2 (RXFPMD2)
表8-64. Pattern Match Data Register 2 (RXFPMD2), address 0x0137
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PMATCH_DATA_31_16
0, RW
Bits 31:16 of Perfect Match Data - used for DA (destination address)
match
8.6.56 Pattern Match Data Register 3 (RXFPMD3)
表8-65. Pattern Match Data Register 3 (RXFPMD3), address 0x0138
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PMATCH_DATA_ 47_32
0, RW
Bits 47:32 of Perfect Match Data - used for DA (destination address)
match
8.6.57 SecureOn Pass Register 2 (RXFSOP1)
表8-66. SecureOn Pass Register 1 (RXFSOP1), Address 0x0139
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
SCRON_PASSWORD _15_0
0, RW
Bits 15:0 of secure-on password for magic packet)
8.6.58 SecureOn Pass Register 2 (RXFSOP2)
表8-67. SecureOn Pass Register 2 (RXFSOP2), Address 0x013A
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
SCRON_PASSWORD _31_16
0, RW
Bits 31:16 of secure-on password for magic packet
8.6.59 SecureOn Pass Register 3 (RXFSOP3)
表8-68. SecureOn Pass Register 3 (RXFSOP3), Address 0x013B
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
SCRON_PASSWORD _ 47_32
0, RW
Bits 47:32 of secure-on password for magic packet
8.6.60 Receive Pattern Register 1 (RXFPAT1)
表8-69. Receive Pattern Register 1 (RXFPAT1), Address 0x013C
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_0_1
0, RW
Bytes 0 (LSbyte) + 1 of the configured pattern. Each byte can be
masked separately through the RXF_PATTERN_BYTE_MASK
registers.
8.6.61 Receive Pattern Register 2 (RXFPAT2)
表8-70. Receive Pattern Register 2 (RXFPAT2), Address 0x013D
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_2_3
0, RW
Bytes 2 + 3 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 101
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.62 Receive Pattern Register 3 (RXFPAT3)
表8-71. Receive Pattern Register 3 (RXFPAT3), Address 0x013E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_4_5
0, RW
Bytes 4 + 5 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.63 Receive Pattern Register 4 (RXFPAT4)
表8-72. Receive Pattern Register 4 (RXFPAT4), Address 0x013F
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_6_7
0, RW
Bytes 6 + 7 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.64 Receive Pattern Register 5 (RXFPAT5)
表8-73. Receive Pattern Register 5 (RXFPAT5), Address 0x0140
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_8_9
0, RW
Bytes 8 + 9 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.65 Receive Pattern Register 6 (RXFPAT6)
表8-74. Receive Pattern Register 6 (RXFPAT6), Address 0x0141
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_10_11
0, RW
Bytes 10 + 11 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.66 Receive Pattern Register 7 (RXFPAT7)
表8-75. Receive Pattern Register 7 (RXFPAT7), Address 0x0142
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_12_13
0, RW
Bytes 12 + 13 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.67 Receive Pattern Register 8 (RXFPAT8)
表8-76. Receive Pattern Register 8 (RXFPAT8), Address 0x0143
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_14_15
0, RW
Bytes 0 14 + 15 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.68 Receive Pattern Register 9 (RXFPAT9)
表8-77. Receive Pattern Register 9 (RXFPAT9), Address 0x0144
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_16_17
0, RW.
Bytes 16 + 17 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
Copyright © 2022 Texas Instruments Incorporated
102 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.69 Receive Pattern Register 10 (RXFPAT10)
表8-78. Receive Pattern Register 10 (RXFPAT10), Address 0x0145
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_18_19
0, RW
Bytes 18 + 19 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.70 Receive Pattern Register 11 (RXFPAT11)
表8-79. Receive Pattern Register 11 (RXFPAT11), Address 0x0146
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_20_21
0, RW
Bytes 20 + 21 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.71 Receive Pattern Register 12 (RXFPAT12)
表8-80. Receive Pattern Register 12 (RXFPAT12), Address 0x0147
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_22_23
0, RW
Bytes 22 + 23 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.72 Receive Pattern Register 13 (RXFPAT13)
表8-81. Receive Pattern Register 13 (RXFPAT13), Address 0x0148
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_24_25
0, RW
Bytes 24 + 25 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.73 Receive Pattern Register 14 (RXFPAT14)
表8-82. Receive Pattern Register 14 (RXFPAT14), Address 0x0149
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_26_27
0, RW
Bytes 26 + 27 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.74 Receive Pattern Register 15 (RXFPAT15)
表8-83. Receive Pattern Register 15 (RXFPAT15), address 0x014A
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_28_29
0, RW
Bytes 28 + 29 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.75 Receive Pattern Register 16 (RXFPAT16)
表8-84. Receive Pattern Register 16 (RXFPAT16), Address 0x014B
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_30_31
0, RW
Bytes 30 + 31 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.76 Receive Pattern Register 17 (RXFPAT17)
表8-85. Receive Pattern Register 17 (RXFPAT17), Address 0x014C
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_32_33
0, RW
Bytes 32 + 33 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 103
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.77 Receive Pattern Register 18 (RXFPAT18)
表8-86. Receive Pattern Register 18 (RXFPAT18), Address 0x014D
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_34_35
0, RW
Bytes 34 + 35 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.78 Receive Pattern Register 19 (RXFPAT19)
表8-87. Receive Pattern Register 19 (RXFPAT19), Address 0x014E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_36_37
0, RW
Bytes 36 + 37 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.79 Receive Pattern Register 20 (RXFPAT20)
表8-88. Receive Pattern Register 20 (RXFPAT20), Address 0x014F
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_38_39
0, RW
Bytes 38 + 39 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.80 Receive Pattern Register 21 (RXFPAT21)
表8-89. Receive Pattern Register 21 (RXFPAT21), Address 0x0150
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_38_39
0, RW
Bytes 38 + 39 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.81 Receive Pattern Register 22 (RXFPAT22)
表8-90. Receive Pattern Register 22 (RXFPAT22), Address 0x0151
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_42_43
0, RW
Bytes 42 + 43 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.82 Receive Pattern Register 23 (RXFPAT23)
表8-91. Receive Pattern Register 23 (RXFPAT23), Address 0x0152
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_44_45
0, RW
Bytes 44 + 45 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.83 Receive Pattern Register 24 (RXFPAT24)
表8-92. Receive Pattern Register 24 (RXFPAT24), Address 0x0153
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_46_47
0, RW
Bytes 46 + 47 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.84 Receive Pattern Register 25 (RXFPAT25)
表8-93. Receive Pattern Register 25 (RXFPAT25), Address 0x0154
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_48_49
0, RW
Bytes 48 + 49 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
Copyright © 2022 Texas Instruments Incorporated
104 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.85 Receive Pattern Register 26 (RXFPAT26)
表8-94. Receive Pattern Register 26 (RXFPAT26), Address 0x0155
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_50_51
0, RW
Bytes 50 + 51 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.86 Receive Pattern Register 27 (RXFPAT27)
表8-95. Receive Pattern Register 27 (RXFPAT27), Address 0x0156
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_52_53
0, RW
Bytes 52 + 53 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.87 Receive Pattern Register 28 (RXFPAT28)
表8-96. Receive Pattern Register 28 (RXFPAT28), Address 0x0157
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_54_55
0, RW
Bytes 54 + 55 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.88 Receive Pattern Register 29 (RXFPAT29)
表8-97. Receive Pattern Register 29 (RXFPAT29), Address 0x0158
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_56_57
0, RW
Bytes 56 + 57 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.89 Receive Pattern Register 30 (RXFPAT30)
表8-98. Receive Pattern Register 30 (RXFPAT30), Address 0x0159
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_58_59
0, RW
Bytes 58 + 59 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.90 Receive Pattern Register 31 (RXFPAT31)
表8-99. Receive Pattern Register 31 (RXFPAT31), Address 0x015A
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_0_1
0, RW
Bytes 60 + 61 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.91 Receive Pattern Register 32 (RXFPAT32)
表8-100. Receive Pattern Register 32 (RXFPAT32), Address 0x015B
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_62_63
0, RW
Bytes 62 + 63 of the configured pattern. Each byte can be masked
separately through the RXF_PATTERN_BYTE_MASK registers.
8.6.92 Receive Pattern Byte Mask Register 1 (RXFPBM1)
表8-101. Receive Pattern Byte Mask Register 1 (RXFPBM1), Address 0x015C
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_ MASK_0_15 0, RW
Masks for bytes 0 to 15 of the pattern. A 1 indicates a mask for the
associated byte.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 105
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.93 Receive Pattern Byte Mask Register 2 (RXFPBM2)
表8-102. Receive Pattern Byte Mask Register 2 (RXFPBM2), Address 0x015D
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_
MASK_16_31
0, RW
Masks for bytes 16 to 31 of the pattern. A 1 indicates a mask for the
associated byte.
8.6.94 Receive Pattern Byte Mask Register 3 (RXFPBM3)
表8-103. Receive Pattern Byte Mask Register 3 (RXFPBM3), Address 0x015E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_
MASK_32_47
0, RW
Masks for bytes 32 to 47 of the pattern. A 1 indicates a mask for the
associated byte.
8.6.95 Receive Pattern Byte Mask Register 4 (RXFPBM4)
表8-104. Receive Pattern Byte Mask Register 4 (RXFPBM4), Address 0x015F
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
PATTERN_BYTES_
MASK_48_63
0, RW
Masks for bytes 48 to 63 of the pattern. A 1 indicates a mask for the
associated byte.
8.6.96 Receive Pattern Control (RXFPATC)
表8-105. Receive Status Register (RXFSTS), Address 0x0161
BIT
BIT NAME
RESERVED
PATTERN_START_POINT
DEFAULT
0, RO
0, RW
DESCRIPTION
15:6
5:0
RESERVED: Writes ignored, read as 0.
Number of bytes after SFD where comparison of the RX packet to
the configured pattern begins:
111111 - Start compare in the 64th byte after SFD
000000 - Start compare in the 1st byte after SFD
8.6.97 I/O Configuration (IO_MUX_CFG)
表8-106. I/O Configuration (IO_MUX_CFG), Address 0x0170
BIT
BIT NAME
DEFAULT
0, RO
0 1100, RW
DESCRIPTION
15:13
12:8
RESERVED
RESERVED
CLK_O_SEL
Clock Output Select:
01101 - 11111: RESERVED
01100: Reference clock (synchronous to XI input clock)
01011: Channel D transmit clock
01010: Channel C transmit clock
01001: Channel B transmit clock
01000: Channel A transmit clock
00111: Channel D receive clock divided by 5
00110: Channel C receive clock divided by 5
00101: Channel B receive clock divided by 5
00100: Channel A receive clock divided by 5
00011: Channel D receive clock
00010: Channel C receive clock
00001: Channel B receive clock
00000: Channel A receive clock
7
6
RESERVED
0, RO
RESERVED
CLK_O_DISABLE
PAP: Strap, RW Clock Output Disable:
RGZ: 0,RW
1 = Disable clock output on CLK_OUT pin.
0 = Enable clock output on CLK_OUT pin.
5
RESERVED
0, RO
RESERVED
Copyright © 2022 Texas Instruments Incorporated
106 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-106. I/O Configuration (IO_MUX_CFG), Address 0x0170 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
4:0
IO_IMPEDANCE_CTRL
TRIM, RW
Impedance Control for MAC I/Os:
Output impedance approximate range from 35-70 Ωin 32 steps.
Lowest being 11111 and highest being 00000. Range and Step size
will vary with process.
Default is set to 50 Ωby trim. But the default register value can vary
by process. Non default values of MAC I/O impedance can be used
based on trace impedance. Mismatch between device and trace
impedance can cause voltage overshoot and undershoot.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 107
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.98 GPIO Mux Control Register 1 (GPIO_MUX_CTRL1)
This register is only available for PAP devices. It is not applicable to RGZ devices.
表8-107. GPIO Mux Control Register 1 (GPIO_MUX_CTRL1), Address 0x0171
BIT
BIT NAME
DEFAULT
RW, 0000
DESCRIPTION
15:12
11:8
7:4
RX_D7_GPIO_CTRL
RX_D7 GPIO Control:
1010 - 1111: RESERVED
1001: Constant '1'
1000: Constant '0'
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: RX_D7
RX_D6_GPIO_CTRL
RW, 0000
RX_D6 GPIO Control:
1010 - 1111: RESERVED
1001: Constant '1'
1000: Constant '0'
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: RX_D6
RX_D5_GPIO_CTRL
RW, 0000
RX_D5 GPIO Control:
1010 - 1111: RESERVED
1001: Constant '1'
1000: Constant '0'
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: RX_D5
Copyright © 2022 Texas Instruments Incorporated
108 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-107. GPIO Mux Control Register 1 (GPIO_MUX_CTRL1), Address 0x0171 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
3:0
RX_D4_GPIO_CTRL
RW, 0000
RX_D4 GPIO Control:
1010 - 1111: RESERVED
1001: Constant '1'
1000: Constant '0'
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: RX_D4
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 109
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.99 GPIO Mux Control Register 2 (GPIO_MUX_CTRL2)
This description is only for PAP devices. For RGZ devices, refer to 节8.6.100
表8-108. GPIO Mux Control Register 2 (GPIO_MUX_CTRL2), Address 0x0172
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:12
11:8
RESERVED
0, RO
RESERVED
CRS_GPIO_CTRL
COL_GPIO_CTRL
RX_ER_GPIO_CTRL
RW, 0000
RW, 0000
RW, 0000
CRS GPIO Control:
1010 - 1111: RESERVED
1001: Constant '1'
1000: Constant '0'
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: CRS
7:4
COL GPIO Control:
1010 - 1111: RESERVED
1001: Constant '1'
1000: Constant '0'
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: COL
3:0
RX_ER GPIO Control:
1010 - 1111: RESERVED
1001: Constant '1'
1000: Constant '0'
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: RX_ER
Copyright © 2022 Texas Instruments Incorporated
110
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.100 GPIO Mux Control Register (GPIO_MUX_CTRL)
This description is only for RGZ devices. For PAP devices refer to 节8.6.99
表8-109. GPIO Mux Control Register (GPIO_MUX_CTRL), Address 0x0172
BIT
BIT NAME
RESERVED
GPIO_1_CTRL
DEFAULT
0, RO
RW, 0000
DESCRIPTION
15:8
7:4
RESERVED
GPIO_1 Control:
1010 - 1111: RESERVED
1001: Constant 1
1000: Constant 0
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: COL
3:0
GPIO_0_CTRL
RW, 0000
GPIO_0 Control:
1010 - 1111: RESERVED
1001: Constant 1
1000: Constant 0
0111: PRBS Errors / Loss of Sync
0110: LED_3
0101: RESERVED
0100: Energy Detect (1000Base-T and 100Base-TX only)
0011: WOL
0010: 1588 RX SFD
0001: 1588 TX SFD
0000: RX_ER
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
111
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.101 TDR General Configuration Register 1 (TDR_GEN_CFG1)
表8-110. TDR General Configuration Register 1 (TDR_GEN_CFG1), Address 0x0180
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:13
12
RESERVED
0, RO
RESERVED
TDR_CH_CD_BYPASS
0, RW
0, RW
TDR Bypass for Channel C and D:
1 = Bypass channel C and D in TDR tests.
0 = Normal operation.
11
TDR_CROSS_MODE_DIS
Disable TDR Cross Mode:
1 = Disable cross mode option. Do not check cross channels. Only
listen to the channel being used for transmit.
0 = Normal operation.
10
TDR_NLP_CHECK
TDR_AVG_NUM
1, RW
TDR NLP Check:
1 = Check for NLPs during silence.
0 = Normal operation.
9:7
110, RW
Number Of TDR Cycles to Average:
111: RESERVED: Writes ignored, read as 0.
110: 64 TDR cycles
101: 32 TDR cycles
100: 16 TDR cycles
011: 8 TDR cycles
010: 4 TDR cycles
001: 2 TDR cycles
000: 1 TDR cycle
6:4
3:0
TDR_SEG_NUM
101, RW
010, RW
Set the number of TDR segments to check.
TDR_CYCLE_TIME
Set the time for each TDR cycle. Value is measured in
microseconds.
8.6.102 TDR Peak Locations Register 1 (TDR_PEAKS_LOC_1)
表8-111. TDR Peak Locations Register 1 (TDR_PEAKS_LOC_1), Address 0x0190
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_A_1
0, RO
Location of the second peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into distance from the
PHY.
TDR_PEAKS_LOC_A_0
0, RO
Location of the first peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into distance from the
PHY.
8.6.103 TDR Peak Locations Register 2 (TDR_PEAKS_LOC_2)
表8-112. TDR Peak Locations Register 2 (TDR_PEAKS_LOC_2), Address 0x0191
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_A_3
0, RO
Location of the fourth peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into distance from the
PHY.
TDR_PEAKS_LOC_A_2
0, RO
Location of the third peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into distance from the
PHY.
8.6.104 TDR Peak Locations Register 3 (TDR_PEAKS_LOC_3)
表8-113. TDR Peak Locations Register 3 (TDR_PEAKS_LOC_3), Address 0x0192
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
TDR_PEAKS_LOC_B_0
0, RO
Location of the first peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into distance from the
PHY.
Copyright © 2022 Texas Instruments Incorporated
112
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-113. TDR Peak Locations Register 3 (TDR_PEAKS_LOC_3), Address 0x0192 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
7:0
TDR_PEAKS_LOC_A_4
0, RO
Location of the fifth peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into distance from the
PHY.
8.6.105 TDR Peak Locations Register 4 (TDR_PEAKS_LOC_4)
表8-114. TDR Peak Locations Register 4 (TDR_PEAKS_LOC_4), Address 0x0193
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_B_2
0, RO
Location of the third peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into distance from the
PHY.
TDR_PEAKS_LOC_B_1
0, RO
Location of the second peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into distance from the
PHY.
8.6.106 TDR Peak Locations Register 5 (TDR_PEAKS_LOC_5)
表8-115. TDR Peak Locations Register 5 (TDR_PEAKS_LOC_5), Address 0x0194
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_B_4
0, RO
Location of the fifth peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into distance from the
PHY.
TDR_PEAKS_LOC_B_3
0, RO
Location of the fourth peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into distance from the
PHY.
8.6.107 TDR Peak Locations Register 6 (TDR_PEAKS_LOC_6)
表8-116. TDR Peak Locations Register 6 (TDR_PEAKS_LOC_6), Address 0x0195
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_C_1
0, RO
Location of the second peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into distance from
the PHY.
TDR_PEAKS_LOC_C_0
0, RO
Location of the first peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into distance from
the PHY.
8.6.108 TDR Peak Locations Register 7 (TDR_PEAKS_LOC_7)
表8-117. TDR Peak Locations Register 7 (TDR_PEAKS_LOC_7), Address 0x0196
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_C_3
0, RO
Location of the fourth peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into distance from
the PHY.
TDR_PEAKS_LOC_C_2
0, RO
Location of the third peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into distance from
the PHY.
8.6.109 TDR Peak Locations Register 8 (TDR_PEAKS_LOC_8)
表8-118. TDR Peak Locations Register 8 (TDR_PEAKS_LOC_8), Address 0x0197
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
TDR_PEAKS_LOC_D_0
0, RO
Location of the first peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into distance from
the PHY.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
113
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表8-118. TDR Peak Locations Register 8 (TDR_PEAKS_LOC_8), Address 0x0197 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
7:0
TDR_PEAKS_LOC_C_4
0, RO
Location of the fifth peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into distance from
the PHY.
8.6.110 TDR Peak Locations Register 9 (TDR_PEAKS_LOC_9)
表8-119. TDR Peak Locations Register 9 (TDR_PEAKS_LOC_9), Address 0x0198
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_D_2
0, RO
Location of the third peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into distance from
the PHY.
TDR_PEAKS_LOC_D_1
0, RO
Location of the second peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into distance from
the PHY.
8.6.111 TDR Peak Locations Register 10 (TDR_PEAKS_LOC_10)
表8-120. TDR Peak Locations Register 10 (TDR_PEAKS_LOC_10), Address 0x0199
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:8
7:0
TDR_PEAKS_LOC_D_4
0, RO
Location of the fifth peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into distance from
the PHY.
TDR_PEAKS_LOC_D_3
0, RO
Location of the fourth peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into distance from
the PHY.
8.6.112 TDR Peak Amplitudes Register 1 (TDR_PEAKS_AMP_1)
表8-121. TDR Peak Amplitudes Register 1 (TDR_PEAKS_AMP_1), Address 0x019A
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_A_1
0, RO
Amplitude of the second peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_A_0
Amplitude of the first peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into type of cable
fault and-or interference.
8.6.113 TDR Peak Amplitudes Register 2 (TDR_PEAKS_AMP_2)
表8-122. TDR Peak Amplitudes Register 2 (TDR_PEAKS_AMP_2), Address 0x019B
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_A_3
0, RO
Amplitude of the fourth peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_A_2
Amplitude of the third peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into type of cable
fault and-or interference.
Copyright © 2022 Texas Instruments Incorporated
114
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.114 TDR Peak Amplitudes Register 3 (TDR_PEAKS_AMP_3)
表8-123. TDR Peak Amplitudes Register 3 (TDR_PEAKS_AMP_3), Address 0x019C
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_B_0
0, RO
Amplitude of the first peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_A_4
Amplitude of the fifth peak discovered by the TDR mechanism on
channel A. The value of these bits is translated into type of cable
fault and-or interference.
8.6.115 TDR Peak Amplitudes Register 4 (TDR_PEAKS_AMP_4)
表8-124. TDR Peak Amplitudes Register 4 (TDR_PEAKS_AMP_4), Address 0x019D
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_B_2
0, RO
Amplitude of the third peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_B_1
Amplitude of the second peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into type of cable
fault and-or interference.
8.6.116 TDR Peak Amplitudes Register 5 (TDR_PEAKS_AMP_5)
表8-125. TDR Peak Amplitudes Register 5 (TDR_PEAKS_AMP_5), Address 0x019E
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_B_4
0, RO
Amplitude of the fifth peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_B_3
Amplitude of the fourth peak discovered by the TDR mechanism on
channel B. The value of these bits is translated into type of cable
fault and-or interference.
8.6.117 TDR Peak Amplitudes Register 6 (TDR_PEAKS_AMP_6)
表8-126. TDR Peak Amplitudes Register 6 (TDR_PEAKS_AMP_6), Address 0x019F
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_C_1
0, RO
Amplitude of the second peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_C_0
Amplitude of the first peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into type of cable
fault and-or interference.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
115
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.118 TDR Peak Amplitudes Register 7 (TDR_PEAKS_AMP_7)
表8-127. TDR Peak Amplitudes Register 7 (TDR_PEAKS_AMP_7), Address 0x01A0
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_C_3
0, RO
Amplitude of the fourth peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_C_2
Amplitude of the third peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into type of cable
fault and-or interference.
8.6.119 TDR Peak Amplitudes Register 8 (TDR_PEAKS_AMP_8)
表8-128. TDR Peak Amplitudes Register 8 (TDR_PEAKS_AMP_8), Address 0x01A1
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_D_0
0, RO
Amplitude of the first peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_C_4
Amplitude of the fifth peak discovered by the TDR mechanism on
channel C. The value of these bits is translated into type of cable
fault and-or interference.
8.6.120 TDR Peak Amplitudes Register 9 (TDR_PEAKS_AMP_9)
表8-129. TDR Peak Amplitudes Register 9 (TDR_PEAKS_AMP_9), Address 0x01A2
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_D_2
0, RO
Amplitude of the third peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_D_1
Amplitude of the second peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into type of cable
fault and-or interference.
8.6.121 TDR Peak Amplitudes Register 10 (TDR_PEAKS_AMP_10)
表8-130. TDR Peak Amplitudes Register 10 (TDR_PEAKS_AMP_10), Address 0x01A3
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED
14:8
TDR_PEAKS_AMP_D_4
0, RO
Amplitude of the fifth peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into type of cable
fault and-or interference.
7
RESERVED
0, RO
0, RO
RESERVED
6:0
TDR_PEAKS_AMP_D_3
Amplitude of the fourth peak discovered by the TDR mechanism on
channel D. The value of these bits is translated into type of cable
fault and-or interference.
Copyright © 2022 Texas Instruments Incorporated
116
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
8.6.122 TDR General Status (TDR_GEN_STATUS)
表8-131. TDR General Status (TDR_GEN_STATUS), Address 0x01A4
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:12
11
RESERVED
0, RO
RESERVED
TDR_P_LOC_CROSS_MODE_D 0, RO
TDR_P_LOC_CROSS_MODE_C 0, RO
TDR_P_LOC_CROSS_MODE_B 0, RO
TDR_P_LOC_CROSS_MODE_A 0, RO
Cross Detect on Channel D:
1 = Cross reflection detected on channel D. Indicates a short
between channels.
0 = No cross reflection detected.
10
9
Cross Detect on Channel C:
1 = Cross reflection detected on channel C. Indicates a short
between channels.
0 = No cross reflection detected.
Cross Detect on Channel B:
1 = Cross reflection detected on channel B. Indicates a short
between channels.
0 = No cross reflection detected.
8
Cross Detect on Channel A:
1 = Cross reflection detected on channel A. Indicates a short
between channels.
0 = No cross reflection detected.
7
TDR_P_LOC_OVERFLOW_D
TDR_P_LOC_OVERFLOW_C
TDR_P_LOC_OVERFLOW_B
TDR_P_LOC_OVERFLOW_A
RESERVED
0, RO
0, RO
0, RO
0, RO
0, RO
Peak Overflow on Channel D:
1 = More than 5 reflections were detected on channel D.
0 = Normal operation.
6
Peak Overflow on Channel C:
1 = More than 5 reflections were detected on channel C.
0 = Normal operation.
5
Peak Overflow on Channel B:
1 = More than 5 reflections were detected on channel B.
0 = Normal operation.
4
Peak Overflow on Channel A:
1 = More than 5 reflections were detected on channel A.
0 = Normal operation.
3:0
RESERVED
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
117
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
9 Application and Implementation
备注
以下应用部分中的信息不属于TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定
器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。
9.1 Application Information
The DP83867 is a single port 10/100/1000 Ethernet PHY. It supports connections to an Ethernet MAC via RGMII
or GMII. Connections to the Ethernet media are made via the IEEE 802.3 defined Media Dependent Interface.
DP83867IRRGZ/CRRGZ support only RGMII.
When using the device for Ethernet application, it is necessary to meet certain requirements for normal operation
of the device. The following typical application and design requirements can be used for selecting appropriate
component values for DP83867.
9.2 Typical Application
MII (PAP)
GMII (PAP)
RGMII (PAP, RGZ)
10BASE-Te
100BASE-TX
1000BASE-T
DP83867
10/100/1000 Mbps
Ethernet Physical Layer
Ethernet MAC
Magnetics
RJ-45
25 MHz
Crystal or Oscillator
Status
LEDs
图9-1. Typical DP83867 Application
9.2.1 Design Requirements
The design requirements for the DP83867 are:
• VDDA2P5 = 2.5 V
• VDD1P1 (PAP) = 1.1 V
• VDD1P0 (RGZ) = 1.0 V
• VDDIO = 3.3 V, 2.5 V, or 1.8 V
• Clock Input = 25 MHz
Copyright © 2022 Texas Instruments Incorporated
118
Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
9.2.1.1 Cable Line Driver
The line driver implementation is designed to support simple connections to the transformer and the connector.
The DP83867 includes integrated terminations so no external termination resistors are required.
The connection diagram for the cable line driver is shown in 图9-2.
DP83867
Magnetics
RJ-45 Connector
Pin 1
TD_P_A
TD_M_A
TD_P_B
Pin 2
Pin 3
TD_M_B
TD_P_C
Pin 6
Pin 4
TD_M_C
TD_P_D
Pin 5
Pin 7
TD_M_D
Pin 8
0.1µF
0.1µF
0.1µF
0.1µF
75ꢀ
75ꢀ
75ꢀ
75ꢀ
1nF
2kV
A. Each center tap on the side connected to the PHY, must be isolated from one another and connected to ground via a decoupling
capacitor (0.1 µF recommended).
B. Pulse Electronics part, HX5008FNL is recommended for a discrete magnetics solution.
图9-2. Magnetics Connections
Magnetic isolation used with the DP83867 can either be a discrete solution or integrated with the RJ-45
connector. Refer to 表9-1 for the electrical requirements.
表9-1. Magnetic Isolation Requirements
PARAMETER
Turns Ratio
TEST CONDITIONS
±2% Tolerance
-
TYP
1:1
UNIT
-
Open Circuit Inductance
Insertion Loss
320 to 350
-1
µH
dB
1-100 MHz
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
119
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
表9-1. Magnetic Isolation Requirements (continued)
PARAMETER
TEST CONDITIONS
TYP
-16
UNIT
dB
1-30 MHz
Return Loss
30-60 MHz
60-100 MHz
1-50 MHz
-12
dB
-10
dB
-30
dB
Differential to Common Mode Rejection Ratio
50-150 MHz
30 MHz
-20
dB
-35
dB
Crosstalk
Isolation
60 MHz
-30
dB
HPOT
1500
Vrms
Copyright © 2022 Texas Instruments Incorporated
120 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
9.2.1.2 Clock In (XI) Recommendation
If an external clock source is used, XO should be left floating. For a 1.8-V clock source, XI should be tied to the
clock source. For a 3.3-V or 2.5-V clock source, a capacitor divider is recommended as shown in 图 9-3. For a
3.3-V clock source, the CD1 and CD2 capacitors used are recommended to be 27 pF. If a 2.5-V clock source is
used check with the vendor for recommended capacitor loads. The values of CD1 and CD2 shall be adjusted to
meet XI Input pin specification defined in 节7.5.
XI
XO
3.3V or 2.5V
Clock Source
CD1
CD2
图9-3. Clock Divider
The CMOS 25-MHz oscillator specifications are listed in 表9-2. Additionally, the maximum oscillator phase noise
tolerated by the PHY is shown in 图9-4
表9-2. 25-MHz Oscillator Specifications
PARAMETER
Frequency
TEST CONDITION
MIN
TYP
MAX
UNIT
MHz
ppm
ppm
ns
25
Frequency Tolerance
Frequency Stability
Rise / Fall Time
Symmetry
Operational Temperature
1 year aging
±50
±50
5
20% - 80%
Duty Cycle
40%
60%
11
Jitter RMS
Integration Band: 12 kHz to 5 MHz
ps
-85
-90
-95
-100
-105
-110
-115
-120
-125
-130
10
100
1000 10000
Frequency Offset (Hz)
100000
1000000
D001
图9-4. 25-MHz Oscillator Phase Noise
9.2.1.3 Crystal Recommendations
A 25-MHz, parallel, 18-pF load crystal resonator should be used if a crystal source is desired. 图 9-5 shows a
typical connection for a crystal resonator circuit. The load capacitor values vary with the crystal vendors; check
with the vendor for the recommended loads.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 121
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
XI
XO
R1
CL1
CL2
图9-5. Crystal Oscillator Circuit
As a starting point for evaluating an oscillator circuit, if the requirements for the crystal are not known, CL1 and
CL2 should be set at 27 pF, and R1 should be set at 0 Ω.
Specification for 25-MHz crystal are listed in 表9-3.
表9-3. 25-MHz Crystal Specifications
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
Frequency
25
MHz
Frequency
Tolerance
Operational Temperature
1 year aging
±50
±50
ppm
ppm
Frequency Stability
Copyright © 2022 Texas Instruments Incorporated
122 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
9.2.1.4 Clock Out (CLK_OUT) Phase Noise
图9-6 provides a phase noise plot for the 25 MHz clock output from the device.
A. This measurement was taken on a DP83867 configured as a slave. The PHY was linked to another DP83867 configured as the master.
Both devices had PRBS enabled (BISCR, register 0x0016, configured to 0xD000).
B. The phase noise on the CLK_OUT pin before linkup and after link up with no packets being generated are expected to be lower than
pictured.
图9-6. 25 MHz Clock Output Phase Noise
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 123
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
9.2.2 Detailed Design Procedure
9.2.2.1 MAC Interface
The Media Independent Interface (RGMII / GMII) connects the DP83867 to the Media Access Controller (MAC).
The MAC may in fact be a discrete device, integrated into a microprocessor, CPU or FPGA.
9.2.2.1.1 RGMII Layout Guidelines
• RGMII signals are single-ended signals.
• Traces must be routed with impedance of 50 Ωto ground.
• Skew between TXD[3:0] lines should be less than 11 ps, which correlates to 60 mil for standard FR4.
• Skew between RXD[3:0] lines should be less than 11 ps, which correlates to 60 mil for standard FR4.
• Keep trace lengths as short as possible; less than 2 inches is recommended with less than 6 inches as
maximum length.
• Configurable clock skew for GTX_CLK and RX_CLK.
– Clock skew for RX and TX paths can be optimized independently.
– Clock skew is adjustable in 0.25-ns increments (through register).
9.2.2.1.2 GMII Layout Guidelines
• GMII signals are single-ended signals.
• Traces should be routed with impedance of 50 Ωto ground.
• Keep trace lengths as short as possible, less than 2 inches recommended, less than 6 inches maximum
length.
9.2.2.2 Media Dependent Interface (MDI)
The Media Dependent Interface (MDI) connects the DP83867 to the transformer and the Ethernet network.
9.2.2.2.1 MDI Layout Guidelines
• MDI traces must be 50 Ωto ground and 100 Ω-differential controlled impedance.
• Route MDI traces to transformer on the same layer.
• Use a metal shielded RJ-45 connector, and connect the shield to chassis ground.
• Use magnetics with integrated common-mode choking devices.
• Void supplies and ground beneath magnetics.
• Do not overlap the circuit and chassis ground planes, keep them isolated. Instead, make chassis ground an
isolated island and make a void between the chassis and circuit ground. Connecting circuit and chassis
planes using a size 1206 resistor and capacitor on either side of the connector is a good practice.
9.2.3 Application Curves
表9-4 lists the application curves for this application.
表9-4. Table of Graphs
TITLE
FIGURE
图7-25
图7-26
1000Base-T Signaling
100Base-TX Signaling
Copyright © 2022 Texas Instruments Incorporated
124 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
10 Power Supply Recommendations
The DP83867 is capable of operating with as few as two or three supplies. The I/O power supply can also be
operated independently of the main device power supplies to provide flexibility for the MAC interface.
For detailed information about DP83867 power consumption for specific supplies under a wide set of conditions,
see the DP83867E/IS/CS/IR/CR RGZ Power Consumption Data application report (SNLA241).
The connection diagrams for the two-supply and three-supply configurations are shown in 图10-1 and 图10-2.
VDD1P1
(VDD1P0)
VDDIO
VDDIO
1.1V
(1.0V)
Supply
VDDIO
Supply
0.1 mF
0.1 mF
0.1 mF
1 mF
1 mF
1 mF
1 mF
VDD1P1
(VDD1P0)
10 mF 10 nF
10 nF 10 mF
1 mF
1 mF
1 mF
0.1 mF
0.1 mF
0.1 mF
VDDIO
VDD1P1
(VDD1P0)
0.1 mF
VDD1P1
(VDD1P0)
VDDA2P5
VDDA2P5
VDDA1P8
VDDA1P8
2.5V
Supply
0.1 mF
0.1 mF
1 mF
1 mF
10 mF 10 nF
GND
(Die Attach Pad)
For two supply configuration, both VDDA1P8 pins must be left unconnected.
RGZ devices support 1.0V on VDD1P0 pins
Place 1-µF and 0.1-µF decoupling capacitors as close as possible to component VDD pins, placing the 0.1-µF capacitor closest to the
pin.
VDDIO may be 3.3 V or 2.5 V or 1.8 V.
No Components should be connected to VDDA1P8 pins in Two Supply Configuration.
图10-1. Two Supply Configuration
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 125
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
VDD1P1
(VDD1P0)
VDDIO
1.1V
(1.0V)
Supply
VDDIO
Supply
0.1 mF
1 mF
0.1 mF
1 mF
VDDIO
VDD1P1
(VDD1P0)
0.1 mF
0.1 mF
10 mF 10 nF
1 mF
1 mF
10 nF 10 mF
1 mF
1 mF
1 mF
0.1 mF
0.1 mF
0.1 mF
VDDIO
VDD1P1
(VDD1P0)
VDD1P1
(VDD1P0)
VDDA2P5
VDDA2P5
VDDA1P8
VDDA1P8
2.5V
Supply
1.8V
Supply
0.1 mF
0.1 mF
1 mF
0.1 mF
0.1 mF
1 mF
1 mF
10 mF 10 nF
1 mF 10 nF 10 mF
GND
(Die Attach Pad)
Place 1-µF and 0.1-µF decoupling capacitors as close as possible to component VDD pins, placing the 0.1-µF capacitor closest to the
pin.
RGZ devices support 1.0V on VDD1P0 pins
Note: VDDIO may be 3.3 V or 2.5 V or 1.8 V.
图10-2. Three Supply Configuration
There is no requirement for the sequence of the supplies when operating in two-supply mode.
Copyright © 2022 Texas Instruments Incorporated
126 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
When operating in three-supply mode, the 1.8-V VDDA1P8 supply must be stable within 25 ms of the 2.5-V
VDDA2P5 supply ramping up. There is no sequencing requirement for other supplies when operating in three-
supply mode.
When powering down the DP83867, the 1.8-V supply should be brought down before the 2.5-V supply.
VDDA2P5
tt1t
VDDA1P8
图10-3. Three-Supply Mode Power Supply Sequence Diagram
表10-1. Three-Supply Mode Power Supply Sequence
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX UNIT
Beginning of VDDA2P5 ramp up
to VDDA1P8 stable
T1
0
25
ms
备注
If the 2.5-V power supply provides power to DP83867 devices only, the 1.8-V supply may ramp up any
time before 2.5-V.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 127
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
11 Layout
11.1 Layout Guidelines
11.1.1 Signal Traces
PCB traces are lossy and long traces can degrade the signal quality. Traces must be kept short as possible.
Unless mentioned otherwise, all signal traces should be 50-Ω, single-ended impedance. Differential traces
should be 50-Ω, single-ended and 100-Ω differential. Take care that the impedance is constant throughout.
Impedance discontinuities cause reflections leading to EMI & signal integrity problems. Stubs must be avoided
on all signal traces, especially the differential signal pairs. See 图11-1
Within the differential pairs, the trace lengths must run parallel to each other and matched in length. Matched
lengths minimize delay differences, avoiding an increase in common-mode noise and increased EMI.
Length matching is also important on MAC interface. All Transmit signal trace lengths must match to each other
and all Receive signal trace lengths must match to each other.
Ideally, there should be no crossover or via on the signal paths. Vias present impedance discontinuities and
should be minimized. Route an entire trace pair on a single layer if possible.
图11-1. Avoiding Stubs in a Differential Signal Pair
Signals on different layers should not cross each other without at least one return path plane between them.
Coupling between traces is also an important factor. Unwanted coupling can cause cross talk problems.
Differential pairs on the other hand, should have a constant coupling distance between them.
For convenience and efficient layout process, start by routing the critical signals first.
11.1.2 Return Path
A general best practice is to have a solid return path beneath all signal traces. This return path can be a
continuous ground or DC power plane. Reducing the width of the return path width can potentially affect the
impedance of the signal trace. This effect is more prominent when the width of the return path is comparable to
the width of the signal trace. Breaks in return path beneath the signal traces should be avoided at all cost. A
signal crossing a plane split may cause unpredictable return path currents and would likely impact signal quality
as well, potentially creating EMI problems. See 图11-2
Copyright © 2022 Texas Instruments Incorporated
128 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
图11-2. Differential Signal Pair-Plane Crossing
11.1.3 Transformer Layout
There should be no metal layer running beneath the transformer. Transformers can inject noise in metal beneath
them which can affect the performance of the system.
11.1.4 Metal Pour
All metal pours which are not signals or power should be tied to ground. There should be no floating metal on
the system. There should be no metal between the differential traces.
11.1.5 PCB Layer Stacking
To meet signal integrity and performance requirements, at minimum a 4-layer PCB should be used. However a
6-layer board is recommended. See 图 11-3 for the recommended layer stack ups for 4, 6 and 8-layer boards.
These are recommendations not requirements, other configurations can be used as per system requirements.
图11-3. Recommended Layer Stack Up
Within a PCB, it may be desirable to run traces using different methods, microstrip vs. stripline, depending on the
location of the signal on the PCB. For example, it may be desirable to change layer stacking where an isolated
chassis ground plane is used. 图11-4 illustrates alternative PCB stacking options.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 129
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
图11-4. Alternative Layer Stack Up
11.2 Layout Example
Plane
Coupling
Component
Transformer
RJ45
Connector
PHY
Component
(if not
Integrated in
RJ45)
Plane
Coupling
Component
Note: Power/Ground
Planes Voided under
Transformer
Chassis
Ground
Plane
System Power/
Ground Planes
图11-5. Layout Example
Copyright © 2022 Texas Instruments Incorporated
130 Submit Document Feedback
Product Folder Links: DP83867IR DP83867CR
DP83867IR, DP83867CR
ZHCSDE3G –FEBRUARY 2015 –REVISED OCTOBER 2022
www.ti.com.cn
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation, see the following:
• DP83867 Troubleshooting Guide (SNLA246)
• How to Configure DP838XX for Ethernet Compliance Testing (SNLA239)
• Configuring Ethernet Devices with 4-Level Straps (SNLA258)
• RGMII Interface Timing Budgets (SNLA243)
• DP83867E/IS/CS/IR/CR RGZ Power Consumption Data (SNLA241)
• How to Configure DP83867 Start of Frame (SNLA242)
12.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to order now.
表12-1. Related Links
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
PARTS
PRODUCT FOLDER
ORDER NOW
DP83867IR
DP83867CR
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
12.3 接收文档更新通知
要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击订阅更新 进行注册,即可每周接收产品信息更
改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。
12.4 支持资源
TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解
答或提出自己的问题可获得所需的快速设计帮助。
链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅
TI 的《使用条款》。
12.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
12.6 术语表
TI 术语表
本术语表列出并解释了术语、首字母缩略词和定义。
12.7 Trademarks
TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。
Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback 131
Product Folder Links: DP83867IR DP83867CR
PACKAGE OPTION ADDENDUM
www.ti.com
28-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
DP83867CRRGZR
DP83867CRRGZT
DP83867IRPAPR
DP83867IRPAPT
DP83867IRRGZR
DP83867IRRGZT
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
VQFN
VQFN
HTQFP
HTQFP
VQFN
VQFN
RGZ
RGZ
PAP
PAP
RGZ
RGZ
48
48
64
64
48
48
2500 RoHS & Green
250 RoHS & Green
1000 RoHS & Green
250 RoHS & Green
2500 RoHS & Green
250 RoHS & Green
NIPDAU
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
0 to 70
0 to 70
DP83867CR
Samples
Samples
Samples
Samples
Samples
Samples
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
DP83867CR
DP83867IR
DP83867IR
DP83867IR
DP83867IR
-40 to 85
-40 to 85
-40 to 85
-40 to 85
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
28-Oct-2022
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
7-Nov-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
DP83867CRRGZR
DP83867CRRGZT
DP83867IRPAPR
DP83867IRPAPT
DP83867IRRGZR
DP83867IRRGZT
VQFN
VQFN
HTQFP
HTQFP
VQFN
VQFN
RGZ
RGZ
PAP
PAP
RGZ
RGZ
48
48
64
64
48
48
2500
250
330.0
178.0
330.0
178.0
330.0
178.0
16.4
16.4
24.4
24.4
16.4
16.4
7.3
7.3
7.3
7.3
1.3
1.3
1.5
1.5
1.3
1.3
12.0
12.0
16.0
16.0
12.0
12.0
16.0
16.0
24.0
24.0
16.0
16.0
Q1
Q1
Q2
Q2
Q1
Q1
1000
250
13.0
13.0
7.3
13.0
13.0
7.3
2500
250
7.3
7.3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
7-Nov-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
DP83867CRRGZR
DP83867CRRGZT
DP83867IRPAPR
DP83867IRPAPT
DP83867IRRGZR
DP83867IRRGZT
VQFN
VQFN
HTQFP
HTQFP
VQFN
VQFN
RGZ
RGZ
PAP
PAP
RGZ
RGZ
48
48
64
64
48
48
2500
250
356.0
208.0
367.0
213.0
356.0
208.0
356.0
191.0
367.0
191.0
356.0
191.0
35.0
35.0
45.0
55.0
35.0
35.0
1000
250
2500
250
Pack Materials-Page 2
PACKAGE OUTLINE
PAP0064M
PowerPADTM - 1.2 mm max height
SCALE 1.500
PLASTIC QUAD FLATPACK
10.2
9.8
PIN 1 ID
B
64
49
A
48
1
12.2
TYP
11.8
10.2
9.8
16
33
17
32
0.27
64X
0.17
60X 0.5
4X 7.5
0.08
C A
B
SEE DETAIL A
1.2 MAX
C
SEATING PLANE
0.08
0.09-0.20
TYP
0
MIN
(0.15) TYP
NOTE 4
0.25
GAGE PLANE
(1)
4.44
3.64
0.15
0.05
0 -7
0.75
0.45
DETAIL
A
S
C
A
L
E
:
1
2
DETAIL A
TYPICAL
EXPOSED
THERMAL PAD
(0.15) TYP
NOTE 4
4221602/A 07/2014
PowerPAD is a trademark of Texas Instruments.
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026, variation ACD.
4. Strap features may not be present,
www.ti.com
EXAMPLE BOARD LAYOUT
PAP0064M
PowerPADTM - 1.2 mm max height
PLASTIC QUAD FLATPACK
(
8) NOTE 7
4.44)
(
SOLDER MASK
OPENING
SYMM
SOLDER MASK
49
64
DEFINED PAD
64X (1.5)
1
48
64X (0.3)
(0.5)
TYP
SYMM
(11.4)
60X (0.5)
(1)
TYP
16
33
(
0.2) TYP
VIA
METAL COVERED
BY SOLDER MASK
32
(1) TYP
17
SEE DETAIL
(0.5) TYP
(11.4)
LAND PATTERN EXAMPLE
SCALE:6X
0.05 MAX
ALL AROUND
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
4221602/A 07/2014
NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
8. Size of metal pad may vary due to creepage requirement.
www.ti.com
EXAMPLE STENCIL DESIGN
PAP0064M
PowerPADTM - 1.2 mm max height
PLASTIC QUAD FLATPACK
(
4.44)
BASED ON
0.127 THICK STENCIL
SEE TABLE FOR
DIFFERENT OPENINGS
SYMM
FOR OTHER STENCIL
THICKNESSES
64
49
64X (1.5)
1
48
64X (0.3)
SYMM
(11.4)
60X (0.5)
16
33
METAL COVERED
BY SOLDER MASK
17
32
(11.4)
SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:6X
STENCIL
THICKNESS
SOLDER STENCIL
OPENING
0.1
5 X 5
4.44 X 4.44 (SHOWN)
4.06 X 4.06
0.127
0.152
0.178
3.75 X 3.75
4221602/A 07/2014
NOTES: (continued)
9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
10. Board assembly site may have different recommendations for stencil design.
www.ti.com
GENERIC PACKAGE VIEW
RGZ 48
7 x 7, 0.5 mm pitch
VQFN - 1 mm max height
PLASTIC QUADFLAT PACK- NO LEAD
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224671/A
www.ti.com
PACKAGE OUTLINE
RGZ0048B
VQFN - 1 mm max height
S
C
A
L
E
2
.
0
0
0
PLASTIC QUAD FLATPACK - NO LEAD
7.15
6.85
A
B
PIN 1 INDEX AREA
7.15
6.85
1 MAX
C
SEATING PLANE
0.05
0.00
0.08 C
2X 5.5
4.1 0.1
(0.2) TYP
EXPOSED
THERMAL PAD
13
24
44X 0.5
12
25
49
SYMM
2X
5.5
0.30
0.18
36
48X
1
0.1
0.05
C B A
48
37
SYMM
PIN 1 ID
(OPTIONAL)
0.5
0.3
48X
4218795/B 02/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
RGZ0048B
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
(
4.1)
(1.115) TYP
(0.685)
TYP
37
48
48X (0.6)
1
36
48X (0.24)
(1.115)
TYP
44X (0.5)
(0.685)
TYP
SYMM
49
(
0.2) TYP
VIA
(6.8)
(R0.05)
TYP
12
25
13
24
SYMM
(6.8)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
EXPOSED METAL
EXPOSED METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4218795/B 02/2017
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
RGZ0048B
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
(1.37)
TYP
37
48
48X (0.6)
1
36
48X (0.24)
44X (0.5)
(1.37)
TYP
SYMM
49
(R0.05) TYP
(6.8)
9X
METAL
TYP
(
1.17)
12
25
13
24
SYMM
(6.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD 49
73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:12X
4218795/B 02/2017
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
重要声明和免责声明
TI“按原样”提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,
不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验
证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务,TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE
邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022,德州仪器 (TI) 公司
相关型号:
©2020 ICPDF网 联系我们和版权申明