INA191_V02 [TI]
INAx191 40-V, Bidirectional, Ultra-Precise Current Sense Amplifier With picoamp IB and ENABLE in WCSP Package;
| 型号： | INA191_V02 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | INAx191 40-V, Bidirectional, Ultra-Precise Current Sense Amplifier With picoamp IB and ENABLE in WCSP Package |
| 文件： | 总42页 (文件大小：2418K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
INAx191 40-V, Bidirectional, Ultra-Precise Current Sense Amplifier With picoamp IB
and ENABLE in WCSP Package
1 Features
3 Description
•
Low power:
The INAx191 is
a
low-power, voltage-output,
current-shunt monitor (also called a current-sense
amplifier) that is commonly used for overcurrent
protection, precision-current measurement for system
optimization, or in closed-loop feedback circuits. This
device can sense drops across shunts at common-
mode voltages from –0.2 V to +40 V, independent
of the supply voltage. The low input bias current
of the INAx191 permits the use of larger current-
sense resistors, and thus provides accurate current
measurements in the µA range. Five fixed gains
are available: 25 V/V, 50 V/V, 100 V/V, 200 V/V,
or 500 V/V. The low offset voltage of the zero-drift
architecture extends the dynamic range of the current
measurement, and allows for smaller sense resistors
with lower power loss while still providing accurate
current measurements.
– Supply voltage, VS: 1.7 V to 5.5 V
– Shutdown current: 100 nA (max INA191)
– Quiescent current: 43 μA at 25 °C (INA191)
Low input bias currents: 100 pA (typical)
(enables microamp current measurement)
Bidirectional current measurement (INA2191)
Accuracy:
– ±0.25% max gain error (A2 to A5 devices)
– 7-ppm/°C gain drift (maximum)
– ±12 μV (maximum) offset voltage
– 0.13-μV/°C offset drift (maximum)
Wide common-mode voltage: –0.2 V to +40 V
Gain options:
•
•
•
•
•
– INAx191A1: 25 V/V
– INAx191A2: 50 V/V
– INAx191A3: 100 V/V
– INAx191A4: 200 V/V
– INAx191A5: 500 V/V
The INA191 operates from a single 1.7-V to 5.5-
V power supply, drawing a maximum of 65 µA of
supply current when enabled and only 100 nA when
disabled. The device is specified over the operating
temperature range of –40 °C to +125 °C, and offered
in a DSBGA-6 (INA191) and DSBGA-12 (INA2191)
packages.
•
Packages:
– INA191: 0.895-mm2 DSBGA
– INA2191: 1.79-mm2 DSBGA
2 Applications
•
•
•
•
•
•
Notebook computers
Cell phones
Battery-powered devices
Telecom equipment
Power management
Battery chargers
Device Information(1)
PART NUMBER
INA191
PACKAGE
DSBGA (6)
DSBGA (12)
BODY SIZE (NOM)
1.17 mm × 0.765 mm
1.17 mm × 1.53 mm
INA2191
(1) For all available packages, see the package option
addendum at the end of the data sheet.
Supply Voltage
1.7 V to 5.5 V
RSENSE
Bus Voltage
up to 40 V
LOAD
0.1 …F
100 pA
(typical)
100 pA
(typical)
ENABLE
VS
INœ
INA191
INA2191 (½)
OUT
ADC
Microcontroller
IN+
REF(1)
GND
(1) REF pin only available on INA2191
Simplified Schematic
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
Table of Contents
1 Features............................................................................1
2 Applications.....................................................................1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
6 Specifications.................................................................. 5
6.1 Absolute Maximum Ratings ....................................... 5
6.2 ESD Ratings .............................................................. 5
6.3 Recommended Operating Conditions ........................5
6.4 Thermal Information ...................................................5
6.5 Electrical Characteristics ............................................6
6.6 Typical Characteristics................................................8
7 Detailed Description......................................................15
7.1 Overview...................................................................15
7.2 Functional Block Diagram.........................................15
7.3 Feature Description...................................................16
7.4 Device Functional Modes..........................................18
8 Application and Implementation..................................22
8.1 Application Information............................................. 22
8.2 Typical Application.................................................... 27
9 Power Supply Recommendations................................28
10 Layout...........................................................................29
10.1 Layout Guidelines................................................... 29
10.2 Layout Examples.................................................... 29
11 Device and Documentation Support..........................31
11.1 Documentation Support.......................................... 31
11.2 Receiving Notification of Documentation Updates..31
11.3 Support Resources................................................. 31
11.4 Trademarks............................................................. 31
11.5 Electrostatic Discharge Caution..............................31
11.6 Glossary..................................................................31
12 Mechanical, Packaging, and Orderable
Information.................................................................... 31
4 Revision History
Changes from Revision B (February 2021) to Revision C (August 2021)
Page
•
•
•
Changed data sheet status from Production Mixed to Production Data.............................................................1
Changed INA2191 device status from Advanced Information to Production Data ............................................ 1
Added INA191 and INA2191 test conditions to gain error, gain error drift, swing to VS, and enable logic
parameters..........................................................................................................................................................6
Changed INA191 and INA2191 test conditions for output leakage disabled parameters...................................6
Changed INA2191 values for the quiescent current parameters for production data.........................................6
Changed the Typical Characteristics section......................................................................................................8
Changed INA2191 information in the Low Quiescent Current With Output Enable section............................. 16
Changed INA2191 information in the Unidirectional Mode section.................................................................. 18
Changed Figure 8-3 and the filtering information in the Signal Conditioning section....................................... 24
•
•
•
•
•
•
Changes from Revision A (April 2019) to Revision B (February 2021)
Page
Changed data sheet status from Production Data to Production Mixed.............................................................1
Added Advanced Information INA2191 device to the data sheet....................................................................... 1
•
•
Changes from Revision * (February 2019) to Revision A (April 2019)
Page
•
Changed device from advanced information to production data (active)............................................................1
Copyright © 2021 Texas Instruments Incorporated
2
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
5 Pin Configuration and Functions
1
2
3
A
IN+
VS
OUT
B
INœ
GND
ENABLE
Not to scale
Figure 5-1. INA191 YFD Package 6-Pin DSBGA Top View
Table 5-1. Pin Functions (INA191)
PIN
TYPE
DESCRIPTION
NAME
NO.
Enable pin. When this pin is driven to VS, the device is on and functions as a current sense
amplifier. When this pin is driven to GND, the device is off, the supply current is reduced,
and the output is placed in a high-impedance state. This pin must be driven externally, or
connected to VS if not used.
ENABLE
B3
Digital input
GND
IN+
B2
A1
Analog
Ground.
Current-shunt monitor positive input. For high-side applications, connect this pin to the bus
voltage side of the sense resistor. For low-side applications, connect this pin to the load side
of the sense resistor.
Analog input
Current-shunt monitor negative input. For high-side applications, connect this pin to the load
side of the sense resistor. For low-side applications, connect this pin to the ground side of
the sense resistor.
IN–
B1
Analog input
This pin provides an analog voltage output that is the amplified voltage difference from the
IN+ to the IN– pins.
OUT
VS
A3
A2
Analog output
Analog
Power supply, 1.7 V to 5.5 V.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
3
1
2
A
OUT1
IN+1
VS
IN-1
IN-2
IN+2
REF1
REF2
OUT2
B
C
EN1
EN2
D
GND
Figure 5-2. INA2191 YBJ Package 12-Pin DSBGA Top View
Table 5-2. Pin Functions (INA2191)
PIN
TYPE
DESCRIPTION
NAME
NO.
Enable pin for output 1. When this pin is driven to VS, channel 1 is on and functions as a
current sense amplifier. When both enable pins are driven to GND, the device is off and the
supply current is reduced. This pin must be driven externally, or connected to VS if not used.
ENABLE1
B2
Digital input
Enable pin for output 2. When this pin is driven to VS, channel 2 is on and functions as a
current sense amplifier. When both enable pins are driven to GND, the device is off and the
supply current is reduced. This pin must be driven externally, or connected to VS if not used.
ENABLE2
GND
C2
D2
A1
Digital input
Analog
Ground.
Current-shunt monitor positive input for channel 1. For high-side applications, connect this
pin to the bus voltage side of the sense resistor. For low-side applications, connect this pin
to the load side of the sense resistor.
IN+1
Analog input
Current-shunt monitor positive input for channel 2. For high-side applications, connect this
pin to the bus voltage side of the sense resistor. For low-side applications, connect this pin
to the load side of the sense resistor.
IN+2
IN–1
IN–2
D1
B1
C1
Analog input
Analog input
Analog input
Current-shunt monitor negative input for channel 1. For high-side applications, connect this
pin to the load side of the sense resistor. For low-side applications, connect this pin to the
ground side of the sense resistor.
Current-shunt monitor negative input for channel 2. For high-side applications, connect this
pin to the load side of the sense resistor. For low-side applications, connect this pin to the
ground side of the sense resistor.
This pin provides an analog voltage output that is the amplified voltage difference from the
IN+1 to the IN–1 pins, and is offset by the voltage applied to the REF1 pin.
OUT1
OUT2
REF1
A3
D3
B3
Analog output
Analog output
Analog input
This pin provides an analog voltage output that is the amplified voltage difference from the
IN+2 to the IN–2 pins, and is offset by the voltage applied to the REF2 pin.
Reference input for channel 1. Enables bidirectional current sensing for channel 1 with an
externally applied voltage.
Reference input for channel 2. Enables bidirectional current sensing for channel 2 with an
externally applied voltage.
REF2
VS
C3
A2
Analog input
Analog
Power supply, 1.7 V to 5.5 V.
Copyright © 2021 Texas Instruments Incorporated
4
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN
MAX
UNIT
VS
Supply voltage
6
V
(2)
Differential (VIN+) – (VIN–
)
–42
GND – 0.3
GND – 0.3
GND – 0.3
42
VIN+, VIN– Analog inputs
V
VIN+, VIN–, with respect to GND(3)
42
VENABLE ENABLE
REF, OUT(3)
6
(VS) + 0.3
5
V
V
Input current into any pin(3)
mA
°C
°C
°C
TA
Operating temperature
Junction temperature
Storage temperature
–55
–65
150
TJ
150
Tstg
150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
(2) VIN+ and VIN– are the voltages at the IN+ and IN– pins, respectively.
(3) Input voltage at any pin may exceed the voltage shown if the current at that pin is limited to 5 mA.
6.2 ESD Ratings
VALUE
±2000
±1000
UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
V(ESD)
Electrostatic discharge
V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2)
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
– 0.2
– 0.2
1.7
NOM
MAX
40
UNIT
V
VCM
Common-mode input range
Input pin voltage range
VIN+, VIN–
VS
40
V
Operating supply voltage
Reference pin voltage range
Operating free-air temperature
5.5
VS
V
VREF
TA
0
V
–40
125
°C
6.4 Thermal Information
INA191
YFD (DSBGA)
6 PINS
141.4
INA2191
THERMAL METRIC(1)
YBJ (DSBGA)
12 PINS
94.1
UNIT
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJB
1.1
0.6
45.7
23.8
ΨJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
0.4
0.3
ΨJB
45.3
23.8
RθJC(bot)
N/A
N/A
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
6.5 Electrical Characteristics
at TA = 25°C, VSENSE = VIN+ – VIN–, VS = 1.8 V to 5.0 V, VIN+ = 12 V, VREF = VS / 2 (INA2191), and VENABLE = VS (unless
otherwise noted)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
INPUT
Common-mode
CMRR
VIN+ = –0.1 V to 40 V, TA = –40°C to +125°C
132
150
dB
µV
rejection ratio, RTI(1)
VOS
Offset voltage, RTI(1)
Offset drift, RTI
VS = 1.8 V
–2.5
10
±12
dVOS/dT
TA = –40°C to +125°C
130 nV/°C
Power-supply rejection
ratio, RTI
PSRR
VS = 1.7 V to 5.5 V
–1
±5
3
µV/V
IIB
Input bias current
Input offset current
VSENSE = 0 mV
VSENSE = 0 mV
0.1
nA
nA
IIO
±0.07
OUTPUT
A1 devices
A2 devices
A3 devices
A4 devices
A5 devices
25
50
G
Gain
100
V/V
200
500
A1 devices, INA191
–0.17%
+0.05%
±0.35%
±0.25%
A1 devices, INA2191
EG
Gain error
VOUT = 0.1 V to VS – 0.1 V
A2, A3, A4, A5
devices
–0.04%
±0.25%
7
Gain error drift
TA = –40°C to +125°C
2
±0.01%
±2
ppm/°C
Nonlinearity error
VOUT = 0.1 V to VS – 0.1 V
A1 devices
A2 devices
A3 devices
A4, A5 devices
±12
±6
INA2191 only,
VREF = 100 mV to VS – 100 mV,
TA = –40°C to +125°C
±1
Reference voltage
rejection ratio
RVRR
µV/V
nF
±0.5
±4
±0.25
±3
Maximum capacitive
load
No sustained oscillation
1
VOLTAGE OUTPUT
Swing to VS power-
supply rail
VSP
VSN
VS = 1.8 V, RL = 10 kΩ to GND, TA = –40°C to +125°C
(VS) – 23
(VS) – 40
mV
mV
VS = 1.8 V, RL = 10 kΩ to GND, TA = –40°C to +125°C,
VSENSE = –10 mV, VREF = 0 V (INA2191)
Swing to GND
(VGND) + 0.05
(VGND) + 1
A1, A2, A3 devices
(VGND) + 1
(VGND) + 2
(VGND) + 3
(VGND) + 3
(VGND) + 4
(VGND) + 7
mV
mV
mV
VS = 1.8 V, RL = 10 kΩ to GND,
Zero current output
voltage
VZL
TA = –40°C to +125°C, VSENSE = 0 mV, A4 devices
for INA2191 VREF = 0 V
A5 devices
FREQUENCY RESPONSE
A1 devices
A2 devices
45
37
35
33
27
0.3
30
BW
Bandwidth
CLOAD = 10 pF
A3 devices
A4 devices
A5 devices
kHz
SR
tS
Slew rate
VS = 5.0 V, VOUT = 0.5 V to 4.5 V
V/µs
µs
Settling time
From current step to within 1% of final value
Copyright © 2021 Texas Instruments Incorporated
6
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
at TA = 25°C, VSENSE = VIN+ – VIN–, VS = 1.8 V to 5.0 V, VIN+ = 12 V, VREF = VS / 2 (INA2191), and VENABLE = VS (unless
otherwise noted)
PARAMETER
CONDITIONS
MIN
TYP
75
1
MAX
UNIT
NOISE, RTI(1)
Voltage noise density
nV/√Hz
ENABLE
IEN
Leakage input current 0 V ≤ VENABLE ≤ VS
High-level input voltage TA = –40°C to +125°C
Low-level input voltage TA = –40°C to +125°C
Hysteresis
100
5.5
0.4
nA
V
VIH
1.35
0
VIL
V
VHYS
100
1
mV
Output leakage
disabled
VS = 1.8 V, VOUT = 0 V to 1.8 V, VENABLE = 0 V
VS = 5 V, VOUT = 0 V to 5.0 V, VENABLE = 0 V
5
5
µA
µA
IODIS
Output leakage
disabled (INA2191)
1
POWER SUPPLY
VS = 1.8 V, VSENSE = 0 mV
43
96
65
85
µA
µA
µA
µA
Quiescent current
(INA191)
VS = 1.8 V, VSENSE = 0 mV, TA = –40°C to +125°C
VS = 1.8 V, VSENSE = 0 mV (Dual Channel)
VS = 1.8 V, VSENSE = 0 mV, TA = –40°C to +125°C
IQ
130
180
Quiescent current
(INA2191)
Quiescent current
disabled (INA191)
IQDIS
IQDIS
VENABLE < 0.4 V, VSENSE = 0 mV (Single Channel)
VENABLE1 < 0.4 V, VENABLE2 = < 0.4 V, VSENSE = 0 mV
10
20
100
200
nA
nA
Quiescent current
disabled (INA2191)
(1) RTI = referred-to-input.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
6.6 Typical Characteristics
at TA = 25 °C, VS = 1.8 V, VIN+ = 12 V, VENABLE = VS, VREF = GND and all gain options (unless otherwise noted)
15
10
5
0
-5
-10
-15
-50
-25
0
25
50
75
100
125
150
D118
Input Offset Voltage (mV)
Temperature (èC)
D006
Figure 6-1. Input Offset Voltage Production
Distribution
Figure 6-2. Offset Voltage vs. Temperature
0.1
0.08
0.06
0.04
0.02
0
33000
30000
27000
24000
21000
18000
15000
12000
9000
-0.02
-0.04
-0.06
-0.08
-0.1
6000
3000
0
-50
-25
0
25
50
75
100
125
150
D119
Temperature (èC)
D012
Common-Mode Rejection Ratio (mV/V)
Figure 6-4. Common-Mode Rejection Ratio vs.
Temperature
Figure 6-3. Common-Mode Rejection Production
Distribution
D116
Gain Error (%)
Gain Error (%)
A1 Devices
A1 devices
Figure 6-6. Gain Error Production Distribution
(INA2191)
Figure 6-5. Gain Error Production Distribution
(INA191)
Copyright © 2021 Texas Instruments Incorporated
8
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
0.2
0.16
0.12
0.08
0.04
0
-0.04
-0.08
-0.12
-0.16
-0.2
-50
-25
0
25
50
75
100
125
150
Temperature (èC)
D117
D018
Gain Error (%)
A2, A3, A4, A5 devices
Figure 6-8. Gain Error vs. Temperature
Figure 6-7. Gain Error Production Distribution
60
140
50
40
30
20
120
100
80
60
40
20
0
10
A1
A2
A3
A4
A5
0
-10
-20
10
100
1k 10k
Frequency (Hz)
100k
1M
10
100
1k 10k
Frequency (Hz)
100k
1M
D020
D019
VS = 5 V
VS = 5 V
Figure 6-9. Gain vs. Frequency
Figure 6-10. Power-Supply Rejection Ratio vs.
Frequency
Vs
160
140
120
100
80
-40°C
25°C
125°C
Vs-0.4
Vs-0.8
GND+0.8
GND+0.4
GND
60
0
1
2
3
4
5
6
7
Output Current (mA)
8
9
10 11
40
10
D010
100
1k 10k
Frequency (Hz)
100k
1M
VS = 1.8 V
D021
Figure 6-12. Output Voltage Swing vs. Output
Current
Figure 6-11. Common-Mode Rejection Ratio vs.
Frequency
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
Vs
0.25
0.2
-40°C
25°C
125°C
Vs-1
0.15
0.1
Vs-2
0.05
0
-0.05
-0.1
-0.15
-0.2
-0.25
GND+2
GND+1
GND
0
5
10
15 20
Output Current (mA)
25
30
35
0
5
10
15
20
25
Common-Mode Voltage (V)
30
35
40
D009
D024
VS = 5.0 V
VS = 5.0 V, VSENSE = 0 V
Figure 6-13. Output Voltage Swing vs. Output
Current
Figure 6-14. Input Bias Current vs. Common-Mode
Voltage
7
0.25
0.2
6
0.15
0.1
5
4
0.05
0
3
-0.05
-0.1
-0.15
-0.2
-0.25
2
1
0
-1
-50
0
5
10
15
20
25
Common-Mode Voltage (V)
30
35
40
-25
0
25
50
75
100
125
150
D025
Temperature (èC)
D026
VENABLE = 0 V, VSENSE = 0 V
VSENSE = 0 V
Figure 6-15. Input Bias Current vs. Common-Mode
Voltage (Shutdown)
Figure 6-16. Input Bias Current vs. Temperature
90
70
V
S = 1.8V
VS = 3.3V
VS = 5V
VS = 1.8V
VS = 3.3V
VS = 5V
65
60
55
50
45
40
35
30
25
80
70
60
50
40
30
-50
-25
0
25
50
75
100
125
150
-50
-25
0
25
50
75
100
125
150
Temperature (èC)
Temperature (èC)
D101
Single channel enabled, VREF = VS /2
VENABLE = VS
Figure 6-18. Quiescent Current vs. Temperature
(INA2191 )
Figure 6-17. Quiescent Current vs. Temperature
(INA191)
Copyright © 2021 Texas Instruments Incorporated
10
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
160
150
140
130
120
110
100
90
240
210
180
150
120
90
V
S = 1.8V
VS = 3.3V
VS = 5V
VS = 1.8 V
VS = 3.3 V
VS = 5.0 V
60
80
30
70
0
60
-50
-30
-25
0
25
50
75
100
125
150
-50
-25
0
25
50
75
100
125
150
Temperature (èC)
Temperature (èC)
D002
VENABLE1 = VENABLE2 = VS
, VREF = VS /2
VENABLE = 0 V
Figure 6-20. Quiescent Current vs. Temperature
(INA191 Disabled)
Figure 6-19. Quiescent Current vs. Temperature
(INA2191 )
350
60
VS = 1.8V
VS = 3.3V
VS = 5V
VS = 1.8V
VS = 5V
300
250
200
150
100
50
55
50
45
40
35
30
0
-50
-50
-25
0
25
50
75
100
125
150
-5
0
5
10
15
20
25
Common-Mode Voltage (V)
30
35
40
Temperature (èC)
D103
VENABLE1 = VENABLE2 = 0 V, VREF = VS /2
Figure 6-21. Quiescent Current vs. Temperature
(INA2191 Disabled)
Figure 6-22. Quiescent Current vs. Common-Mode
Voltage (INA191)
120
500
VS = 1.8V
VS = 5V
300
200
115
110
105
100
95
100
70
50
30
20
90
-5
10
10
0
5
10
15
20
25
Common-Mode Voltage (V)
30
35
40
100
1k
Frequency (Hz)
10k
100k
VREF = VS /2
Figure 6-24. Input-Referred Voltage Noise vs.
Frequency
Figure 6-23. Quiescent Current vs. Common-Mode
Voltage (INA2191)
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
0V
0V
Time (20ms/div)
Time (1 s/div)
D111
D031
VS = 5.0 V, 10-mVPP input step
Figure 6-25. 0.1-Hz to 10-Hz Input-Referred Voltage
Noise
Figure 6-26. Step Response
60
Inverting Input
Output
VCM
VOUT
50
40
30
20
10
0
-10
-20
-30
-40
-50
0V
-60
Time (500 ms/div)
Time (20 ms/div)
D114
Figure 6-27. Common-Mode Voltage Transient
Response
Figure 6-28. Inverting Differential Input Overload
Recovery
Noninverting Input
Output
Supply Voltage
Output Voltage
0 V
0 V
Time (20 ms/div)
Time (10ms/div)
D113
D108
VS = 5.0 V
VS = 5.0 V, A2 device
Figure 6-29. Noninverting Differential Input
Overload Recovery
Figure 6-30. Start-Up Response
Copyright © 2021 Texas Instruments Incorporated
12
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
Enable
Output
Supply Voltage
Output Voltage
0 V
0 V
Time (250 ms/div)
Time (100ms/div)
D021
D110
VS = 5.0 V, A3 device
VS = 5.0 V, A3 device
Figure 6-32. Enable and Disable Response
Figure 6-31. Brownout Recovery
30
120
100
80
IBP
IBN
20
IBN
IBP
60
10
0
40
20
0
-20
-40
-60
-80
-100
-120
-10
-20
-30
0
20
40
60
Differential Input Voltage (mV)
80 100 120 140 160 180 200
0
5
10 15 20 25 30 35 40 45 50 55
Differential Input Voltage (mV)
D120
D007
VS = 5.0 V, A1 device
VS = 5.0 V, A2, A3, A4, A5 devices
Figure 6-33. IB+ and IB– vs. Differential Input
Voltage (INA191)
Figure 6-34. IB+ and IB– vs. Differential Input
Voltage (INA191)
120
35
IBN
IBP
IBN
IBP
100
80
25
60
40
15
5
20
0
-5
-20
-40
-60
-80
-100
-15
-25
-35
-120
-60
-40
-20
0
20
40
60
-110 -90 -70 -50 -30 -10 10 30 50 70 90 110
Differential Input Voltage (mV)
Differential Input Voltage (mV)
VS = 5.0 V, VREF = VS /2, A2, A3, A4, A5 devices
VS = 5.0 V, VREF = VS /2, A1 device
Figure 6-36. IB+ and IB– vs. Differential Input
Voltage (INA2191)
Figure 6-35. IB+ and IB– vs. Differential Input
Voltage (INA2191)
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
5.5
5
2.75
-40èC
25èC
125èC
-40èC
2.5
25èC
4.5
4
125èC
2.25
2
3.5
3
1.75
1.5
1.25
1
2.5
2
1.5
1
0.75
0.5
0.25
0
0.5
0
0
0.5
1
1.5
2
2.5
3
Output Voltage (V)
3.5
4
4.5
5
0
0.5
1
1.5
2
2.5
3
Output Voltage (V)
3.5
4
4.5
5
D107
D105
VS = 5.0 V, VENABLE = 0 V, A4, A5 devices
VS = 5.0 V, VENABLE = 0 V, A1, A2, A3 devices
Figure 6-38. Output Leakage vs. Output Voltage
Figure 6-37. Output Leakage vs. Output Voltage
1.25
3
-40èC
25èC
2.5
1
25èC
-40èC
125èC
125èC
2
1.5
1
0.75
0.5
0.25
0
0.5
0
-0.5
-1
-0.25
-0.5
-0.75
-1
-1.5
-2
-2.5
0
0.5
1
1.5
2
2.5
3
Output Voltage (V)
3.5
4
4.5
5
0
0.5
1
1.5
2
2.5
3
Output Voltage (V)
3.5
4
4.5
5
D040
D048
VS = 5.0 V, VENABLE = 0 V, VREF = 2.5 V, A1, A2, A3 devices
VS = 5.0 V, VENABLE = 0 V, VREF = 2.5 V, A4, A5 devices
Figure 6-39. Output Leakage vs. Output Voltage
(INA2191)
Figure 6-40. Output Leakage vs. Output Voltage
(INA2191)
5000
160
140
120
100
80
A5
A4
1000
100
10
A3
A2
Gain Variants
A1
A2
A3
A4
A5
A1
1
0.1
60
10
100
1k
10k
Frequency (Hz)
100k
1M
10M
10
100
1k
Frequency (Hz)
10k
100k
VS = 5.0 V, VCM = 0 V
VS = 5.0 V, VCM = 0 V, VREF = VS /2
Figure 6-41. Output Impedance vs. Frequency
Figure 6-42. Channel Separation vs. Frequency
(INA2191)
Copyright © 2021 Texas Instruments Incorporated
14
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
7 Detailed Description
7.1 Overview
The INAx191 is a low bias current, 40-V common-mode, current-sensing amplifier with an enable pin. When
disabled, the output goes to a high-impedance state, and the supply current draw is reduced to less than 0.1
µA per channel. The INAx191 is intended for use in either low-side and high-side current-sensing configurations
where high accuracy and low current consumption are required. The INAx191 is a specially designed current-
sensing amplifier, that accurately measure voltages developed across current-sensing resistors on common-
mode voltages that far exceed the supply voltage. Current can be measured on input voltage rails as high as 40
V, with a supply voltage (VS) as low as 1.7 V.
7.2 Functional Block Diagram
ENABLE
VS
INA191
IN+
œ
œ
+
OUT
œ
+
+
INœ
GND
Figure 7-1. INA191 Diagram
VS
INA2191
ENABLE1
IN+1
œ
œ
+
OUT1
REF1
œ
+
+
INœ1
ENABLE2
IN+2
œ
œ
+
OUT2
œ
+
+
INœ2
REF2
GND
Figure 7-2. INA2191 Diagram
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
15
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
7.3 Feature Description
7.3.1 Precision Current Measurement
The INAx191 provides accurate current measurements over a wide dynamic range. The high accuracy of the
device is attributable to the low gain error and offset specifications. The offset voltage of the INAx191 is less than
12 µV. In this case, the low offset improves the accuracy at light loads when VIN+ approaches VIN–
.
Another advantage of low offset is the ability to use a lower-value shunt resistor that reduces the power loss in
the current-sense circuit, and improves the power efficiency of the end application.
The maximum gain error of the INAx191 is specified to be within 0.25% for most gain options. As the sensed
voltage becomes much larger than the offset voltage, the gain error becomes the dominant source of error in
the current-sense measurement. When the device monitors currents near the full-scale output range, the total
measurement error approaches the value of the gain error.
7.3.2 Low Input Bias Current
The INAx191 is different from many current-sense amplifiers because this device offers very low input bias
current. The low input bias current of the INAx191 has three primary benefits.
The first benefit is the reduction of the current consumed by the device in both the enabled and disabled states.
Classical current-sense amplifier topologies typically consume tens of microamps of current at the inputs. For
these amplifiers, the input current is the result of the resistor network that sets the gain and additional current
to bias the input amplifier. To reduce the bias current to near zero, the INAx191 uses a capacitively coupled
amplifier on the input stage, followed by a difference amplifier on the output stage.
The second benefit of low bias current is the ability to use input filters to reject high-frequency noise before
the signal is amplified. In a traditional current-sense amplifier, the addition of input filters comes at the cost
of reduced accuracy. However, as a result of the low bias currents, input filters have little effect on the
measurement accuracy of the INAx191.
The third benefit of low bias current is the ability to use a larger current-sense resistor. This ability allows the
device to accurately monitor currents as low as 1 µA.
7.3.3 Low Quiescent Current With Output Enable
The device features low quiescent current (IQ), while still providing sufficient small-signal bandwidth to be usable
in most applications. The quiescent current of the INA191 is only 43 µA (typical), while providing a small-signal
bandwidth of 35 kHz in a gain of 100. The low IQ and good bandwidth allow the device to be used in many
portable electronic systems without excessive drain on the battery. Because many applications only need to
periodically monitor current, the INAx191 features an enable pin for each output that turns off the device until
needed. When in the disabled state, the INAx191 typically draws 10 nA of total supply current per channel.
7.3.4 Bidirectional Current Monitoring (INA2191 Only)
The INA2191 can sense current flow through a sense resistor in both directions. The bidirectional current-
sensing capability is achieved by applying a voltage at the REF pin to offset the desired output voltage. A
positive differential voltage sensed at the inputs results in an output voltage that is greater than the applied
reference voltage. Likewise, a negative differential voltage at the inputs results in output voltage that is less than
the applied reference voltage. The output voltage of the current-sense amplifier is shown in Equation 1. Equation
variables such as VOUT are valid for either VOUT1 or VOUT2 depending on which channel used.
VOUT = ILOADì RSENSE ìGAIN + V
REF
(1)
where
•
•
•
•
ILOAD is the load current to be monitored.
RSENSE is the current-sense resistor.
GAIN is the gain option of the selected device.
VREF is the voltage applied to the REF pin.
Copyright © 2021 Texas Instruments Incorporated
16
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
7.3.5 High-Side and Low-Side Current Sensing
The INAx191 supports input common-mode voltages from –0.2 V to +40 V. Because of the internal topology,
the common-mode range is not restricted by the power-supply voltage (VS). The ability to operate with common-
mode voltages greater or less than VS allows the INAx191 to be used in high-side and low-side current-sensing
applications, as shown in Figure 7-3.
Bus Supply
up to +40 V
IN+
High-Side Sensing
RSENSE
Common-mode voltage (VCM
is bus-voltage dependent.
)
INœ
LOAD
IN+
Low-Side Sensing
Common-mode voltage (VCM
is always near ground and is
)
RSENSE
isolated from bus-voltage spikes.
INœ
Figure 7-3. High-Side and Low-Side Sensing Connections
7.3.6 High Common-Mode Rejection
The INAx191 uses a capacitively coupled amplifier on the front end. Therefore, dc common-mode voltages are
blocked from downstream circuits, resulting in very high common-mode rejection. The common-mode rejection
of the INAx191 is 150 dB (typical). The ability to reject changes in the DC common-mode voltage allows the
INAx191 to monitor both high- and low-voltage rail currents with very little change in the offset voltage.
7.3.7 Rail-to-Rail Output Swing
The INAx191 supports linear current-sensing operation with the output close to the supply rail and ground. The
maximum specified output swing to the positive rail is VS – 40 mV, and the maximum specified output swing
to GND is only GND + 1 mV with –10 mV of differential overdrive. For cases where the sense current is zero,
the swing to ground is determined by the zero current output specification. The value of the zero current output
voltage can differ from the specified value depending on the common-mode voltage, supply voltage, and output
load. The close-to-rail output swing maximizes the usable output range, particularly when operating the device
from a 1.8-V supply.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
17
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
7.4 Device Functional Modes
7.4.1 Normal Operation
The INAx191 is in normal operation when the following conditions are met:
•
•
•
The power-supply voltage (VS) is between 1.7 V and 5.5 V.
The common-mode voltage (VCM) is within the specified range of –0.2 V to +40 V.
The maximum differential input signal times the gain plus VREF is less than the positive output voltage swing
VSP. VREF = 0 V for INA191.
•
•
The ENABLE pin is driven or connected to VS.
The minimum differential input signal times the gain plus VREF is greater than the swing to GND, VZL (see
Section 7.3.7). VREF = 0 V for INA191.
During normal operation, this device produces an output voltage that is the amplified representation of the
difference voltage from IN+ to IN– plus the voltage applied to the REF pin. For devices without a REF pin the
REF voltage is 0 V.
7.4.2 Unidirectional Mode
The INA191 always monitors current flow in a single direction, however, the INA2191 can be configured to
monitor current flowing in one direction (unidirectional) or in both directions (bidirectional) depending on how
the REF pin is connected. The most common case is unidirectional where the output is set to ground when no
current is flowing by connecting the REF pin to ground, as shown in Figure 7-4. When the current flows from the
bus supply to the load, the input voltage from IN+ to IN– increases and causes the output voltage at the OUT pin
to increase. Pin names such as OUT apply to either OUT1 or OUT2 in the diagrams below depending on which
channel is used.
Bus Voltage
up to 40 V
RSENSE
VS
1.7 V to 5.5 V
CBYPASS
0.1 µF
Load
ISENSE
VS
ENABLE
INA2191 (½)
INœ
Capacitively
Coupled
Amplifier
œ
OUT
REF
VOUT
+
IN+
GND
Figure 7-4. Typical Unidirectional Application
The linear range of the output stage is limited by how close the output voltage can approach ground under
zero input conditions. The zero current output voltage of the INA2191 is very small and for most unidirectional
applications the REF pin is simply grounded. However, if the measured current multiplied by the current sense
resistor and device gain is less than the zero current output voltage then bias the REF pin to a convenient value
above the zero current output voltage to get the output into the linear range of the device. To limit reference
rejection errors, buffer the reference voltage connected to the REF pin.
A less-frequently used output biasing method is to connect the REF pin to the power-supply voltage, VS. This
method results in the output voltage saturating at 40 mV less than the supply voltage when no differential input
voltage is present. This method is similar to the output saturated low condition with no differential input voltage
Copyright © 2021 Texas Instruments Incorporated
18
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
when the REF pin is connected to ground. The output voltage in this configuration only responds to currents
that develop negative differential input voltage relative to the device IN– pin. Under these conditions, when
the negative differential input signal increases, the output voltage moves downward from the saturated supply
voltage. The voltage applied to the REF pin must not exceed VS.
Another use for the REF pin in unidirectional operation is to level shift the output voltage. Figure 7-5 shows an
application where the device ground is set to a negative voltage so currents biased to negative supplies, as seen
in optical networking cards, can be measured. The GND of the INA2191 can be set to negative voltages, as
long as the inputs do not violate the common-mode range specification and the voltage difference between VS
and GND does not exceed 5.5 V. In this example, the output of the INA2191 is fed into a positive-biased ADC.
By grounding the REF pin, the voltages at the output will be positive and not damage the ADC. To make sure
the output voltage never goes negative, the supply sequencing must be the positive supply first, followed by the
negative supply.
+ 1.8 V
-3.3 V
CBYPASS
0.1 µF
RSENSE
Load
VS
ENABLE
INA2191 (½)
IN-
Capacitively
Coupled
Amplifier
œ
OUT
REF
ADC
+
IN+
GND
- 3.3 V
Figure 7-5. Using the REF Pin to Level-Shift Output Voltage
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
19
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
7.4.3 Bidirectional Mode (INA2191 Only)
The INA2191 is a dual channel bidirectional current-sense amplifier capable of measuring currents through a
resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging
and discharging operations where the current flowing through the resistor can change directions.
Bus Voltage
up to 40 V
RSENSE
VS
1.7 V to 5.5 V
CBYPASS
0.1 µF
Load
ISENSE
VS
ENABLE
INA2191 (½)
INœ
Reference
Voltage
Capacitively
Coupled
Amplifier
œ
OUT
REF
VOUT
+
+
IN+
œ
GND
Figure 7-6. Bidirectional Application
The ability to measure this current flowing in both directions is achieved by applying a voltage to the REF pin, as
shown in Figure 7-6. The voltage applied to REF (VREF) sets the output state that corresponds to the zero-input
level state. The output then responds by increasing above VREF for positive differential signals (relative to the
IN– pin) and responds by decreasing below VREF for negative differential signals. This reference voltage applied
to the REF pin can be set anywhere between 0 V to VS. For bidirectional applications, VREF is typically set at
VS/2 for equal signal range in both current directions. In some cases, VREF is set at a voltage other than VS/2,
like when the bidirectional current and corresponding output signal do not need to be symmetrical.
7.4.4 Input Differential Overload
If the differential input voltage (VIN+ – VIN–) times gain (plus VREF for INA2191) exceeds the voltage swing
specification, the INAx191 drives the output as close as possible to the positive supply or ground, and does not
provide accurate measurement of the differential input voltage. If this input overload occurs during normal circuit
operation, then reduce the value of the shunt resistor or use a lower-gain version with the chosen sense resistor
to avoid this mode of operation. If a differential overload occurs in a fault event, then the output of the INAx191
returns to the expected value approximately 40 µs after the fault condition is removed. When the differential
voltage exceeds approximately 300 mV, the differential input impedance reduces to 3.3 kΩ, and results in a rapid
increase in bias currents as the differential voltage increases. A 3.3-kΩ resistance exists between IN+ and IN–
during a differential overload condition; therefore, currents flowing into the IN+ pin flow out of the IN– pin. An
increase in bias currents during a input differential overload occurs even with the device is powered down. Input
differential overloads less than the absolute maximum voltage rating do not damage the device or result in an
output inversion.
7.4.5 Shutdown
The INAx191 features an active-high ENABLE pin(s) that shuts down the device when pulled to ground. When
the device is shut down, the quiescent current is reduced to 10 nA per channel (typical), the input bias currents
are further reduced, and the disabled output goes to a high-impedance state. When disabled, the low quiescent
and input currents extend the battery lifetime when the current measurement is not needed. When the ENABLE
pin is driven above the enable threshold voltage, the device turns back on. When enabled, the typical output
settling time is 130 µs.
Copyright © 2021 Texas Instruments Incorporated
20
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
The output of the INAx191 goes to a high-impedance state when disabled; therefore, it is possible to connect
multiple outputs of the INAx191 together to a single ADC or measurement device, as shown in Figure 7-7. When
connected in this way, enable only one INAx191 at a time, and make sure both devices have the same supply
voltage. Using the INA2191 with the same approach as shown in Figure 7-7 provides the capability to monitor
two currents with a single device.
RSENSE
Bus Voltage1
up to 40 V
Supply Voltage
LOAD
1.7 V to 5.5 V
0.1 ꢀF
GPIO1
ENABLE
VS
INœ
Microcontroller
GPIO2
TI Device
OUT
ADC
IN+
GND
RSENSE
Bus Voltage2
up to 40 V
Supply Voltage
1.7 V to 5.5 V
LOAD
0.1 ꢀF
ENABLE
VS
OUT
INœ
TI Device
IN+
GND
Figure 7-7. Multiplexing Multiple Devices With the ENABLE Pin
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
8 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
8.1 Application Information
The INAx191 amplifies the voltage developed across a current-sensing resistor as current flows through the
resistor to the load or ground.
8.1.1 Basic Connections
Figure 8-1 shows the basic connections of the INAx191. Connect the input pins (IN+ and IN–) as closely as
possible to the shunt resistor to minimize any resistance in series with the shunt resistor. The ENABLE pin must
be controlled externally or connected to VS if not used.
Supply Voltage
1.7 V to 5.5 V
RSENSE
Bus Voltage
up to 40 V
LOAD
0.1 …F
100 pA
(typical)
100 pA
(typical)
ENABLE
VS
INœ
INA191
INA2191 (½)
OUT
ADC
Microcontroller
IN+
REF(1)
GND
(1) REF pin only available on INA2191
Figure 8-1. Basic Connections for the INAx191
A power-supply bypass capacitor of at least 0.1 µF is required for proper operation. Applications with noisy
or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.
Connect bypass capacitors close to the device pins.
Copyright © 2021 Texas Instruments Incorporated
22
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
8.1.2 RSENSE and Device Gain Selection
The accuracy of any current-sense amplifier is maximized by choosing the current-sense resistor to be as large
as possible. A large sense resistor maximizes the differential input signal for a given amount of current flow
and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the
current-sense resistor can be in a given application because of the resistor size and maximum allowable power
dissipation. Equation 2 gives the maximum value for the current-sense resistor for a given power dissipation
budget:
PDMAX
RSENSE
<
2
IMAX
(2)
where:
•
•
PDMAX is the maximum allowable power dissipation in RSENSE
IMAX is the maximum current that flows through RSENSE
.
.
An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply
voltage, VS, and device swing-to-rail limitations. In order to make sure that the current-sense signal is properly
passed to the output, both positive and negative output swing limitations must be examined. Equation 3 provides
the maximum values of RSENSE and GAIN to keep the device from hitting the positive swing limitation.
IMAX ìRSENSE ìGAIN < VSP - VREF
(3)
where:
•
•
•
•
IMAX is the maximum current that flows through RSENSE
GAIN is the gain of the current-sense amplifier.
VSP is the positive output swing as specified in the data sheet.
VREF is the reference input. This is node is internally grounded for the INA191 and a value of 0 V should be
used for that device.
.
To avoid positive output swing limitations when selecting the value of RSENSE, there is always a trade-off
between the value of the sense resistor and the gain of the device under consideration. If the sense resistor
selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device in order
to avoid positive swing limitations.
The zero current output voltage places a limit on how small of a sense resistor can be used in a given
application. Equation 4 provides the limit on the minimum size of the sense resistor.
IMIN × RSENSE × GAIN > VZL - VREF
(4)
where:
•
•
•
•
IMIN is the minimum current flows through RSENSE
GAIN is the gain of the current-sense amplifier.
VZL is the zero current output voltage of the device (see the Section 7.3.7 section for more information).
VREF is the reference input. This node is internally grounded for the INA191 and a value of 0 V should be
used for that device.
.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
23
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
8.1.3 Signal Conditioning
When performing accurate current measurements in noisy environments, the current-sensing signal is often
filtered. The INAx191 features low input bias currents. Therefore, it is possible to add a differential mode filter
to the input without sacrificing the current-sense accuracy. Filtering at the input is advantageous because this
action attenuates differential noise before the signal is amplified. Figure 8-2 provides an example of how to use a
filter on the input pins of the device.
Bus Voltage
up to 40 V
VS
1.7 V to 5.5 V
RSENSE
Load
VS
ENABLE
Capacitively Coupled
Amplifier
RF
INœ
1
CF
œ
f3dB
=
OUT
VOUT
RDIFF
4pRFCF
+
RF
IN+
TI Device
Figure 8-2. Filter at the Input Pins
The differential input impedance (RDIFF) shown in Figure 8-2 limits the maximum value for RF. The value of RDIFF
is a function of the device temperature and gain option, as shown in Figure 8-3.
4
A1
A2, A3, A4, A5
3.5
3
2.5
2
1.5
1
-50
-25
0
25
50
75
100
125
150
Temperature (èC)
Figure 8-3. Differential Input Impedance vs. Temperature
Copyright © 2021 Texas Instruments Incorporated
24
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
As the voltage drop across the sense resistor (VSENSE) increases, the amount of voltage dropped across the
input filter resistors (RF) also increases. The increased voltage drop results in additional gain error. The error
caused by these resistors is calculated by the resistor divider equation shown in Equation 5.
≈
∆
«
’
RDIFF
Error(%) = 1-
ì100
∆
÷
÷
◊
RSENSE+ RDIFF + 2ìR
(
)
F
(5)
where:
•
•
•
RSENSE is the current sense resistor, as defined in Equation 2.
RDIFF is the differential input impedance.
RF is the added value of the series filter resistance.
The input stage of the INAx191 uses a capacitive feedback amplifier topology in order to achieve high DC
precision. As a result, periodic high-frequency shunt voltage (or current) transients of significant amplitude (10
mV or greater) and duration (hundreds of nanoseconds or greater) may be amplified by the INAx191, even
though the transients are greater than the device bandwidth. Use a differential input filter in these applications to
minimize disturbances at the INAx191 output.
The high input impedance and low bias current of the INAx191 provides flexibility in the input filter design
without impacting the accuracy of current measurement. For example, set RF = 100 Ω and CF = 22 nF to
achieve a low-pass filter corner frequency of 36.2 kHz. These filter values significantly attenuate most unwanted
high-frequency signals at the input without severely impacting the current-sensing bandwidth or precision. If a
lower corner frequency is desired, increase the value of CF.
Filtering at the input reduces differential noise across the sense resistor. If high-frequency, common-mode noise
is a concern, add an RC filter from the OUT pin to ground. The RC filter helps filter out both differential and
common mode noise, as well as internally generated noise from the device. The value for the resistance of the
RC filter is limited by the impedance of the output load. Any current drawn by the load manifests as an external
voltage drop from the INAx191 OUT pin to the load input. To select the optimal values for the output filter when
driving SAR ADCs or other dynamic loads, use Output Impedance vs. Frequency and see the Closed-Loop
Analysis of Load-Induced Amplifier Stability Issues Using ZOUT Application Report
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
25
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
8.1.4 Common-Mode Voltage Transients
With a small amount of additional circuitry, the INAx191 can be used in circuits subject to transients that exceed
the absolute maximum voltage ratings. The most simple way to protect the inputs from negative transients is
to add resistors in series to the IN– and IN+ pins. Use resistors that are 1 kΩ or less, and limit the current
in the ESD structures to less than 5 mA. For example, using 1-kΩ resistors in series with the INAx191 allows
voltages as low as –5 V, while limiting the ESD current to less than 5 mA. If protection from high-voltage or
more-negative, common-voltage transients is needed, use the circuits shown in Figure 8-4 and Figure 8-5. When
implementing these circuits, use only Zener diodes or Zener-type transient absorbers (sometimes referred to
as transzorbs); any other type of transient absorber has an unacceptable time delay. Start by adding a pair of
resistors as a working impedance for the Zener diode, as shown in Figure 8-4. Keep these resistors as small
as possible; most often, use around 100 Ω. Larger values can be used with an effect on gain that is discussed
in Section 8.1.3. This circuit limits only short-term transients; therefore, many applications are satisfied with a
100-Ω resistor along with conventional Zener diodes of the lowest acceptable power rating. This combination
uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or
SOD-523.
Bus Voltage
up to 40 V
VS
1.7 V to 5.5 V
CBYPASS
0.1 µF
RSENSE
Load
VS
ENABLE
TI Device
RPROTECT
INœ
< 1 kW
Capacitively
Coupled
Amplifier
œ
OUT
VOUT
+
RPROTECT
IN+
< 1 kW
GND
Figure 8-4. Transient Protection Using Dual Zener Diodes
In the event that low-power Zener diodes do not have sufficient transient absorption capability, a higher-power
transzorb must be used. The most package-efficient solution involves using a single transzorb and back-to-back
diodes between the device inputs, as shown in Figure 8-5. The most space-efficient solutions are dual, series-
connected diodes in a single SOT-523 or SOD-523 package. In either of the examples shown in Figure 8-4 and
Figure 8-5, the total board area required by the INA191 with all protective components is less than that of an
SO-8 package, and only slightly greater than that of an VSSOP-8 package.
Bus Voltage
up to 40 V
VS
1.7 V to 5.5 V
CBYPASS
0.1 µF
RSENSE
Load
VS
ENABLE
TI Device
RPROTECT
INœ
< 1 kW
Capacitively
Coupled
Amplifier
œ
OUT
Transorb
VOUT
+
RPROTECT
IN+
< 1 kW
GND
Figure 8-5. Transient Protection Using a Single Transzorb and Input Clamps
For more information, see Current Shunt Monitor With Transient Robustness Reference Design.
Copyright © 2021 Texas Instruments Incorporated
26
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
8.2 Typical Application
8.2.1 Microamp Current Measurement
The low input bias current of the INAx191 provides accurate monitoring of small-value currents. To accurately
monitor currents in the microamp range, increase the value of the sense resistor to increase the sense voltage
so that the error introduced by the offset voltage is small. The circuit configuration to monitor low-value currents
is shown in Figure 8-6. As a result of the differential input impedance of the INAx191, limit the value of RSENSE to
1 kΩ or less for best accuracy.
RSENSE ≤ 1 kO
12 V
LOAD
5 V
0.1 ꢀF
ENABLE
VS
INœ
INA191
INA2191 (½)
OUT
IN+
REF(1)
GND
(1) REF pin only available on INA2191
Figure 8-6. Measuring Microamp Currents
8.2.1.1 Design Requirements
The design requirements for the circuit shown in Figure 8-6, are listed in Table 8-1
Table 8-1. Design Parameters
DESIGN PARAMETER
EXAMPLE VALUE
Power-supply voltage (VS)
5 V
Bus supply rail (VCM
)
12 V
Minimum sense current (IMIN
)
1 µA
Maximum sense current (IMAX
Device gain (GAIN)
)
150 µA
25 V/V
Unidirectional Application
VREF = 0 V
8.2.1.2 Detailed Design Procedure
The maximum value of the current-sense resistor is calculated based on choice of gain, value of the maximum
current the be sensed (IMAX), and the power supply voltage (VS). When operating at the maximum current, the
output voltage must not exceed the positive output swing specification, VSP. For the given design parameters,
the maximum value for RSENSE calculated in Equation 6 is 1.321 kΩ.
VSP
RSENSE
<
IMAX ìGAIN
(6)
However, because this value exceeds the maximum recommended value for RSENSE, a resistance value of 1
kΩ must be used. When operating at the minimum current value, IMIN the output voltage must be greater than
the swing to GND (VSN), specification. For this example, the output voltage at the minimum current (VOUTMIN
)
calculated in Equation 7 is 25 mV, which is greater than the value for VSN
.
VOUTMIN = IMIN ìRSENSE ìGAIN
(7)
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
27
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
8.2.1.3 Application Curve
Figure 8-7 shows the output of the device when disabled and enabled while measuring a 40-µA load current.
When disabled, the current draw from the device supply and inputs is less than 106 nA.
Enable
Output
0 V
Time (250 ms/div)
D030
Figure 8-7. Output Disable and Enable Response
9 Power Supply Recommendations
The input circuitry of the INAx191 accurately measures beyond the power-supply voltage, VS. For example, VS
can be 5 V, whereas the bus supply voltage at IN+ and IN– can be as high as 40 V. However, the output voltage
range of the OUT pin is limited by the voltage on the VS pin. The INAx191 also withstands the full differential
input signal range up to 40 V at the IN+ and IN– input pins, regardless of whether or not the device has power
applied at the VS pin. There is no sequencing requirement for VS and VIN+ or VIN–
.
Copyright © 2021 Texas Instruments Incorporated
28
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
10 Layout
10.1 Layout Guidelines
•
Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing
of the current-sensing resistor commonly results in additional resistance present between the input pins.
Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can
cause significant measurement errors.
•
•
Place the power-supply bypass capacitor as close as possible to the device power supply and ground pins.
The recommended value of this bypass capacitor is 0.1 µF. To compensate for noisy or high-impedance
power supplies, add more decoupling capacitance.
When routing the connections from the current-sense resistor to the device, keep the trace lengths as short
as possible. Place input filter capacitor CF as close as possible to the input pins of the device.
10.2 Layout Examples
RSHUNT
(1)
(1)
RF
RF
(1)
CF
INœ
IN+
VS
B1
B2
B3
A1
A2
A3
Connect to Supply
(1.7 V to 5.5 V)
VIA to Ground
Plane
GND
CBYPASS
ENABLE
OUT
Current
Sense Output
Connect to Control or VS
(Do not float)
Figure 10-1. Recommended Layout DSBGA (YFD) Package
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
29
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
RSHUNT1
(1)
(1)
RF1
RF1
Connect to Supply
(1.7 V to 5.5 V)
Standard VIA
Filled VIA
CBYPASS
(1)
Top Layer Trace
VIA to Ground
Plane
CF1
Bottom/Mid Layer Trace
Current Sense
Output Channel 1
OUT1
REF1
IN+1
IN-1
VS
EN1
EN2
Connect to GND for unidirectional
measurement or external reference
for bidirectional measurements.
Connect to external control if enable
feature is used. Connect to VS if enable is
not needed. Do not leave floating.
IN-2
REF2
OUT2
Current Sense
Output Channel 2
IN+2
GND
(1)
CF2
VIA to Ground
Plane
(1) RF and CF components are optional in low noise/ripple environments.
(1)
(1)
RF2
RF2
RSHUNT2
Figure 10-2. Recommended Layout Dual Channel DSBGA (YBJ) Package
Copyright © 2021 Texas Instruments Incorporated
30
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
11 Device and Documentation Support
11.1 Documentation Support
11.1.1 Related Documentation
For related documentation see the following:
Texas Instruments, INA191EVM user's guide
11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
11.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.4 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
11.6 Glossary
TI Glossary
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
31
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
PACKAGE OUTLINE
YFD0006-C02
DSBGA - 0.4 mm max height
SCALE 14.000
DIE SIZE BALL GRID ARRAY
A
1.20
1.14
B
BALL A1
CORNER
0.80
0.73
0.4 MAX
C
SEATING PLANE
0.175
0.125
BALL TYP
0.8 TYP
B
SYMM
0.4
TYP
A
0.285
0.185
6X
0.015
3
1
2
SYMM
C A B
0.4
TYP
4224626/B 02/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
Copyright © 2021 Texas Instruments Incorporated
32
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
EXAMPLE BOARD LAYOUT
YFD0006-C02
DSBGA - 0.4 mm max height
DIE SIZE BALL GRID ARRAY
(0.4) TYP
6X ( 0.225)
1
2
A
(0.4) TYP
B
SYMM
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:50X
0.05 MAX
0.05 MIN
(
0.225)
METAL
(
0.225)
SOLDER MASK
OPENING
EXPOSED
METAL
EXPOSED
METAL
METAL UNDER
SOLDER MASK
SOLDER MASK
OPENING
NON-SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
NOT TO SCALE
4224626/B 02/2019
NOTES: (continued)
3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).
www.ti.com
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
33
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
EXAMPLE STENCIL DESIGN
YFD0006-C02
DSBGA - 0.4 mm max height
DIE SIZE BALL GRID ARRAY
(0.4) TYP
(R0.05) TYP
3
6X ( 0.25)
1
2
A
SYMM
(0.4) TYP
B
METAL
TYP
SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X
4224626/B 02/2019
NOTES: (continued)
www.ti.com
Copyright © 2021 Texas Instruments Incorporated
34
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
PACKAGE OUTLINE
YBJ0012
DSBGA - 0.35 mm max height
SCALE 10.000
DIE SIZE BALL GRID ARRAY
A
B
E
BALL A1
CORNER
D
C
0.35 MAX
SEATING PLANE
0.05 C
0.135
0.075
BALL TYP
SYMM
D
C
1.2
SYMM
TYP
B
A
0.4
TYP
1
2
3
0.20
0.16
12X
0.015
C A B
0.4
TYP
4224042/A 11/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
35
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
EXAMPLE BOARD LAYOUT
YBJ0012
DSBGA - 0.35 mm max height
DIE SIZE BALL GRID ARRAY
(0.4) TYP
12X ( 0.2)
1
2
3
A
(0.4) TYP
B
C
SYMM
D
SYMM
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 40X
0.05 MIN
0.05 MAX
METAL UNDER
SOLDER MASK
( 0.2)
METAL
(
0.2)
EXPOSED
METAL
SOLDER MASK
OPENING
EXPOSED
METAL
SOLDER MASK
OPENING
SOLDER MASK
DEFINED
NON-SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
NOT TO SCALE
4224042/A 11/2017
NOTES: (continued)
3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).
www.ti.com
Copyright © 2021 Texas Instruments Incorporated
36
Submit Document Feedback
Product Folder Links: INA191 INA2191
INA191, INA2191
SLYS020C – FEBRUARY 2019 – REVISED AUGUST 2021
www.ti.com
EXAMPLE STENCIL DESIGN
YBJ0012
DSBGA - 0.35 mm max height
DIE SIZE BALL GRID ARRAY
(0.4) TYP
(R0.05) TYP
3
12X ( 0.21)
1
2
A
(0.4) TYP
B
C
SYMM
METAL
TYP
D
SYMM
SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 40X
4224042/A 11/2017
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.
www.ti.com
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
37
Product Folder Links: INA191 INA2191
PACKAGE OPTION ADDENDUM
www.ti.com
23-Aug-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
INA191A1IYFDR
INA191A2IYFDR
INA191A3IYFDR
INA191A4IYFDR
INA191A5IYFDR
INA2191A1IYBJR
INA2191A2IYBJR
INA2191A3IYBJR
INA2191A4IYBJR
INA2191A5IYBJR
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
YFD
YFD
YFD
YFD
YFD
YBJ
YBJ
YBJ
YBJ
YBJ
6
6
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
SNAGCU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
1E3
SNAGCU
SNAGCU
SNAGCU
SNAGCU
Call TI
1E2
6
1E4
6
1E5
6
1E6
12
12
12
12
12
29J1
29K1
29L1
29M1
29N1
Call TI
Call TI
Call TI
Call TI
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
23-Aug-2021
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Aug-2021
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
INA191A1IYFDR
INA191A1IYFDR
INA191A2IYFDR
INA191A2IYFDR
INA191A3IYFDR
INA191A3IYFDR
INA191A4IYFDR
INA191A4IYFDR
INA191A5IYFDR
INA191A5IYFDR
INA2191A1IYBJR
INA2191A2IYBJR
INA2191A3IYBJR
INA2191A4IYBJR
INA2191A5IYBJR
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YBJ
YBJ
YBJ
YBJ
YBJ
6
6
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
178.0
180.0
180.0
178.0
180.0
178.0
180.0
178.0
178.0
180.0
180.0
180.0
180.0
180.0
180.0
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
8.4
0.84
0.86
0.86
0.84
0.86
0.84
0.86
0.84
0.84
0.86
1.3
1.27
1.26
1.26
1.27
1.26
1.27
1.26
1.27
1.27
1.26
1.66
1.66
1.66
1.66
1.66
0.46
0.56
0.56
0.46
0.56
0.46
0.56
0.46
0.46
0.56
0.47
0.47
0.47
0.47
0.47
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
4.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q1
Q1
Q1
Q1
Q1
6
6
6
6
6
6
6
6
12
12
12
12
12
1.3
1.3
1.3
1.3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Aug-2021
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
INA191A1IYFDR
INA191A1IYFDR
INA191A2IYFDR
INA191A2IYFDR
INA191A3IYFDR
INA191A3IYFDR
INA191A4IYFDR
INA191A4IYFDR
INA191A5IYFDR
INA191A5IYFDR
INA2191A1IYBJR
INA2191A2IYBJR
INA2191A3IYBJR
INA2191A4IYBJR
INA2191A5IYBJR
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
DSBGA
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YFD
YBJ
YBJ
YBJ
YBJ
YBJ
6
6
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
3000
220.0
182.0
182.0
220.0
182.0
220.0
182.0
220.0
220.0
182.0
182.0
182.0
182.0
182.0
182.0
220.0
182.0
182.0
220.0
182.0
220.0
182.0
220.0
220.0
182.0
182.0
182.0
182.0
182.0
182.0
35.0
20.0
20.0
35.0
20.0
35.0
20.0
35.0
35.0
20.0
20.0
20.0
20.0
20.0
20.0
6
6
6
6
6
6
6
6
12
12
12
12
12
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明