JL411BPA [TI]
LF411JAN Low Offset, Low Drift JFET Input Operational Amplifier; LF411JAN低失调,低漂移JFET输入运算放大器型号: | JL411BPA |
厂家: | TEXAS INSTRUMENTS |
描述: | LF411JAN Low Offset, Low Drift JFET Input Operational Amplifier |
文件: | 总16页 (文件大小:874K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
LF411JAN
LF411JAN Low Offset, Low Drift JFET Input Operational Amplifier
Literature Number: SNOSAQ4
October 2005
LF411JAN
Low Offset, Low Drift JFET Input Operational Amplifier
General Description
Features
n Internally trimmed offset voltage:
n Input offset voltage drift:
n Low input bias current:
n Low input noise current:
n Wide gain bandwidth:
n High slew rate:
0.5 mV(Typ)
30 µV/˚C
50 pA
This device is a low cost, high speed, JFET input operational
amplifier with very low input offset voltage and guaranteed
input offset voltage drift. It requires low supply current yet
maintains a large gain bandwidth product and fast slew rate.
In addition, well matched high voltage JFET input devices
provide very low input bias and offset currents. The LF411 is
pin compatible with the standard LM741 allowing designers
to immediately upgrade the overall performance of existing
designs.
√
0.01 pA/ Hz
3 MHz Typ.
7V/µs (min.)
1.8 mA
n Low supply current:
n High input impedance:
n Low total harmonic distortion: AV = 10, RL = 10KΩ,
VO = 20VP-P, BW = 20Hz - 20KHz
n Low 1/f noise corner:
n Fast settling time to 0.01%:
1012
Ω
This amplifier may be used in applications such as high
speed integrators, fast D/A converters, sample and hold
circuits and many other circuits requiring low input offset
voltage and drift, low input bias current, high input imped-
ance, high slew rate and wide bandwidth.
<
0.02%
50 Hz
1.5 µs
Ordering Information
NS Part Number
JAN Part Number
NS Package Number
Package Description
JL411BPA
JM38510/11904BPA
J08A
8LD CERDIP
Connection Diagram
Typical Connection
8LD Ceramic Dual-in Line Package
20152407
Top View
See NS Package Number J08A
20152401
™
BI-FET II is a trademark of National Semiconductor Corporation.
© 2005 National Semiconductor Corporation
DS201524
www.national.com
Simplified Schematic
20152406
Detailed Schematic
20152434
www.national.com
2
Absolute Maximum Ratings (Note 1)
Supply Voltage
18V
30V
Differential Input Voltage
Input Voltage Range (Note 4)
Output Short Circuit Duration
Power Dissipation (Note 2), (Note 3)
TJmax
15V
Continuous
400mW
175˚C
Thermal Resistance
θJA
Still Air
162˚C/W
65˚C/W
400LF/Min Air Flow
θJC
20˚C/W
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
Package Weight (Typical)
ESD Tolerance (Note 5)
−55˚C ≤ TA ≤ 125˚C
−65˚C ≤ TA ≤ 150˚C
300˚C
TBD
750V
Quality Conformance Inspection
Mil-Std-883, Method 5005 - Group A
Subgroup
Description
Static tests at
Temp ˚C
25
1
2
Static tests at
125
-55
25
3
Static tests at
4
Dynamic tests at
Dynamic tests at
Dynamic tests at
Functional tests at
Functional tests at
Functional tests at
Switching tests at
Switching tests at
Switching tests at
Settling time at
Settling time at
Settling time at
5
125
-55
25
6
7
8A
8B
9
125
-55
25
10
11
12
13
14
125
-55
25
125
-55
3
www.national.com
Electrical Characteristics
DC Parameters
The following conditions apply to all the following parameters, unless otherwise specified.
DC: VCC
=
15V, VCM = 0V
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Unit
VIO
Input Offset Voltage
+VCC = 26V, -VCC = -4V,
VCM = -11V
-5.0
-7.0
-5.0
-7.0
-5.0
-7.0
-5.0
-7.0
-0.4
-10
5.0
7.0
5.0
7.0
5.0
7.0
5.0
7.0
0.2
50
mV
mV
mV
mV
mV
mV
mV
mV
nA
1
2, 3
+VCC = 4V, -VCC = -26V,
VCM = 11V
1
2, 3
1
2, 3
VCC
=
5V
1
2, 3
IIB
Input Bias Current
+VCC = 26V, -VCC = -4V,
1
VCM = -11V, t ≤ 25mS
nA
2
t ≤ 25mS
-0.2
-10
0.2
50
nA
1
nA
2
+VCC = 4V, -VCC = -26V,
-0.2
-10
1.2
70
nA
1
VCM = 11V, t ≤ 25mS
nA
2
IIO
Input Offset Current
t ≤ 25mS
-0.1
-20
0.1
20
nA
1
2
nA
+PSRR
-PSRR
CMR
Power Supply Rejection Ratio
Power Supply Rejection Ratio
+VCC = 10V to 20V,
-VCC = -15V
80
dB
1, 2, 3
+VCC = 15V,
80
80
dB
dB
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
-VCC = -10V to -20V
VCM = -11V to +11V
Input Voltage Common Mode
Rejection
VIO Adj
VIO Adj
+
-
Adjustment for Input Offset
Voltage
8.0
mV
mV
Adjustment for Input Offset
Voltage
-8.0
IOS
IOS
ICC
+
Output Short Circuit Current
Output Short Circuit Current
Supply Current
t ≤ 25mS
t ≤ 25mS
-80
mA
mA
mA
mA
µV/˚C
µV/˚C
V
1, 2, 3
1, 2, 3
1, 2
3
-
80
3.5
4.0
30
∆VIO / ∆T
+VOP
-VOP
Input Offset Voltage
25˚C ≤ TA ≤ +125˚C
-55˚C ≤ TA ≤ 25˚C
RL = 10KΩ
(Note 6)
(Note 6)
-30
-30
12
2
30
3
Output Voltage Swing
Output Voltage Swing
Open Loop Voltage Gain
Open Loop Voltage Gain
Open Loop Voltage Gain
4, 5, 6
4, 5, 6
4, 5, 6
4, 5, 6
4
RL = 2KΩ
10
V
RL = 10KΩ
-12
-10
V
RL = 2KΩ
V
+AVS
-AVS
RL = 2KΩ,
VO = 0 to 10V
(Note 7)
(Note 7)
(Note 7)
(Note 7)
(Note 7)
50
25
50
25
20
K
K
5, 6
4
RL = 2KΩ,
VO = 0 to -10V
K
K
5, 6
4, 5, 6
AVS
RL = 10KΩ, VO
VCC 5V
=
2V,
K
=
www.national.com
4
Electrical Characteristics (Continued)
AC Parameters
The following conditions apply to all the following parameters, unless otherwise specified.
AC: VCC
=
15V, VCM = 0V
Parameter
Sub-
groups
7
Symbol
Conditions
VI = -5V to +5V
Notes
Min Max
Unit
SR+
Slew Rate
Slew Rate
7.0
5.0
7.0
5.0
200
V/µS
V/µS
V/µS
V/µS
nS
8A, 8B
7
SR-
VI = +5V to -5V
8A, 8B
7, 8A, 8B
TRTR
TROS
Transient Response Rise Time AV = 1, VI = 50mV,
CL = 100pF, RL = 2KΩ
Transient Response Overshoot AV = 1, VI = 50mV,
CL = 100pF, RL = 2KΩ
40
%
7, 8A, 8B
NIBB
NIPC
Noise Broadband
Noise Popcorn
BW of 10Hz to 15KHz
BW of 10Hz to 15KHz,
RS = 100KΩ
15
80
µVRMS
µVPK
7
7
+tS
-tS
Settling Time
Settling Time
AV = 1
1,500
1,500
nS
nS
12
12
AV = 1
DC Drift Parameters
The following conditions apply to all the following parameters, unless otherwise specified.
DC: VCC 15V, VCM = 0V
Delta Calculations performed at Group B, subgroup 5, Only
=
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Unit
VIO
IIB
Input Offset Voltage
Input Bias Current
-1.0
-0.1
1.0
0.1
mV
nA
1
1
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T
(maximum junction temperature), θ (package junction
JA
Jmax
to ambient thermal resistance), and T (ambient temperature). The maximum allowable power dissipation at any temperature is P
= (T
- T )/θ or the
A
Dmax
Jmax A JA
number given in the Absolute Maximum Ratings, whichever is lower.
Note 3: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside
guaranteed limits.
Note 4: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 5: Human body model, 100pF discharged through 1.5KΩ.
Note 6: Calculated parameter. For calculation use V test at
V
=
CC
15V
IO
Note 7: Datalog in K = V/mV.
5
www.national.com
Typical Performance Characteristics
Input Bias Current
Input Bias Current
20152411
20152412
Positive Common-Mode
Input Voltage Limit
Supply Current
20152413
20152414
Negative Common-Mode
Input Voltage Limit
Positive Current Limit
20152415
20152416
www.national.com
6
Typical Performance Characteristics (Continued)
Negative Current Limit
Output Voltage Swing
Gain Bandwidth
Slew Rate
20152417
20152418
Output Voltage Swing
20152419
20152420
Bode Plot
20152422
20152421
7
www.national.com
Typical Performance Characteristics (Continued)
Undistorted Output
Voltage Swing
Distortion vs Frequency
20152423
20152424
Open Loop Frequency
Response
Common-Mode Rejection
Ratio
20152425
20152426
Power Supply
Rejection Ratio
Equivalent Input Noise
Voltage
20152427
20152428
www.national.com
8
Typical Performance Characteristics (Continued)
Open Loop Voltage Gain
Output Impedance
20152429
20152430
Inverter Settling Time
20152431
Pulse Response RL=2 kΩ, CL10 pF
Small Signal Non-Inverting
Small Signal Inverting
20152440
20152439
9
www.national.com
Pulse Response RL=2 kΩ, CL10
Large Signal Non-Inverting
pF (Continued)
Large Signal Inverting
20152442
20152441
Current Limit (RL=100Ω)
20152443
The LF411 is biased by a zener reference which allows
normal circuit operation on 4.5V power supplies. Supply
voltages less than these may result in lower gain bandwidth
and slew rate.
Application Hints
The LF411JAN series of internally trimmed JFET input op
™
amps ( BI-FET II ) provide very low input offset voltage and
guaranteed input offset voltage drift. These JFETs have
large reverse breakdown voltages from gate to source and
drain eliminating the need for clamps across the inputs.
Therefore, large differential input voltages can easily be
accommodated without a large increase in input current. The
maximum differential input voltage is independent of the
supply voltages. However, neither of the input voltages
should be allowed to exceed the negative supply as this will
cause large currents to flow which can result in a destroyed
unit.
The LF411 will drive a 2 kΩ load resistance to 10V over the
full temperature range. If the amplifier is forced to drive
heavier load currents, however, an increase in input offset
voltage may occur on the negative voltage swing and finally
reach an active current limit on both positive and negative
swings.
Precautions should be taken to ensure that the power supply
for the integrated circuit never becomes reversed in polarity
or that the unit is not inadvertently installed backwards in a
socket as an unlimited current surge through the resulting
forward diode within the IC could cause fusing of the internal
conductors and result in a destroyed unit.
Exceeding the negative common-mode limit on either input
will force the output to a high state, potentially causing a
reversal of phase to the output. Exceeding the negative
common-mode limit on both inputs will force the amplifier
output to a high state. In neither case does a latch occur
since raising the input back within the common-mode range
again puts the input stage and thus the amplifier in a normal
operating mode.
As with most amplifiers, care should be taken with lead
dress, component placement and supply decoupling in order
to ensure stability. For example, resistors from the output to
an input should be placed with the body close to the input to
minimize “pick-up” and maximize the frequency of the feed-
back pole by minimizing the capacitance from the input to
ground.
Exceeding the positive common-mode limit on a single input
will not change the phase of the output; however, if both
inputs exceed the limit, the output of the amplifier may be
forced to a high state.
A feedback pole is created when the feedback around any
amplifier is resistive. The parallel resistance and capacitance
from the input of the device (usually the inverting input) to AC
ground set the frequency of the pole. In many instances the
frequency of this pole is much greater than the expected
3 dB frequency of the closed loop gain and consequently
there is negligible effect on stability margin. However, if the
feedback pole is less than approximately 6 times the ex-
The amplifier will operate with a common-mode input voltage
equal to the positive supply; however, the gain bandwidth
and slew rate may be decreased in this condition. When the
negative common-mode voltage swings to within 3V of the
negative supply, an increase in input offset voltage may
occur.
www.national.com
10
added capacitor should be such that the RC time constant of
this capacitor and the resistance it parallels is greater than or
equal to the original feedback pole time constant.
Application Hints (Continued)
pected 3 dB frequency, a lead capacitor should be placed
from the output to the input of the op amp. The value of the
Typical Applications
High Speed Current Booster
20152409
PNP=2N2905
NPN=2N2219 unless noted
TO-5 heat sinks for Q6-Q7
11
www.national.com
Typical Applications (Continued)
10-Bit Linear DAC with No VOS Adjust
20152432
where A =1 if the A digital input is high
N
N
A =0 if the A digital input is low
N N
Single Supply Analog Switch with Buffered Output
20152433
www.national.com
12
Revision History
Date
Revision
Section
Originator
Changes
Released
10/11/05
A
New Release to corporate format
L. Lytle
1 MDS data sheet was converted into the
corporate data sheet format. MDS
MJLF411-X Rev 0C1 will be archived.
13
www.national.com
Physical Dimensions inches (millimeters) unless otherwise noted
Ceramic Dual-in-Line Package (J)
NS Package Number J08A
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves
the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and whose failure to perform when
properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result
in a significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
BANNED SUBSTANCE COMPLIANCE
National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products
Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain
no ‘‘Banned Substances’’ as defined in CSP-9-111S2.
Leadfree products are RoHS compliant.
National Semiconductor
Americas Customer
Support Center
National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
National Semiconductor
Asia Pacific Customer
Support Center
National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: new.feedback@nsc.com
Tel: 1-800-272-9959
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790
Email: ap.support@nsc.com
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560
www.national.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Audio
Applications
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
Medical
Security
Logic
Space, Avionics and Defense www.ti.com/space-avionics-defense
Transportation and Automotive www.ti.com/automotive
Power Mgmt
Microcontrollers
RFID
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
Video and Imaging
www.ti.com/video
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated
相关型号:
©2020 ICPDF网 联系我们和版权申明