JM38510/11001BCA [TI]
军用级、四路、36V、1MHz 运算放大器 | J | 14 | -55 to 125;
| 型号： | JM38510/11001BCA |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 军用级、四路、36V、1MHz 运算放大器 | J | 14 | -55 to 125 放大器 运算放大器 |
| 文件： | 总24页 (文件大小：919K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
LM148JAN Quad 741 Op Amps
Check for Samples: LM148JAN
1
FEATURES
DESCRIPTION
The LM148 is a true quad LM741. It consists of four
independent, high gain, internally compensated, low
power operational amplifiers which have been
designed to provide functional characteristics
identical to those of the familiar LM741 operational
amplifier. In addition the total supply current for all
four amplifiers is comparable to the supply current of
a single LM741 type op amp. Other features include
input offset currents and input bias current which are
much less than those of a standard LM741. Also,
excellent isolation between amplifiers has been
achieved by independently biasing each amplifier and
using layout techniques which minimize thermal
coupling.
2
•
•
741 Op Amp Operating Characteristics
Class AB Output Stage—No Crossover
Distortion
•
•
•
•
•
•
•
Pin Compatible with the LM124
Overload Protection for Inputs and Outputs
Low Supply Current Drain: 0.6 mA/Amplifier
Low Input Offset Voltage: 1 mV
Low Input Offset Current: 4 nA
Low Input Bias Current 30 nA
High Degree of Isolation between Amplifiers:
120 dB
•
Gain Bandwidth Product (Unity Gain): 1.0 MHz
The LM148 can be used anywhere multiple LM741 or
LM1558 type amplifiers are being used and in
applications where amplifier matching or high packing
density is required.
Connection Diagram
Figure 1. Top View
See Package Number J0014A, NAD0014B, NAC0014A
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2005–2013, Texas Instruments Incorporated
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Schematic Diagram
* 1 pF in the LM149
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
Absolute Maximum Ratings(1)
Supply Voltage
±22V
±20V
Input Voltage Range
Input Current Range
−0.1mA to
10mA
Differential Input Voltage(2)
Output Short Circuit Duration(3)
Power Dissipation (Pd at 25°C)(4)
±30V
Continuous
400mW
CDIP
CLGA (NAD0014B)
CDIP (Still Air)
350mW
Thermal Resistance
θJA
103°C/W
CDIP (500LF/ Min Air flow)
CLGA (NAD0014B) (Still Air)
CLGA (NAD0014B) (500LF/ Min Air flow)
CLGA (NAC0014A) (Still Air)
CLGA (NAC0014A) (500LF/ Min Air flow)
CDIP
52°C/W
140°C/W
100°C/W
176°C/W
116°C/W
19°C/W
25°C/W
25°C/W
TBD
θJC
CLGA (NAD0014B)
CLGA (NAC0014A)
Package Weight (typical)
CDIP
CLGA (NAD0014B)
465mg
CLGA (NAC0014A)
415mg
Maximum Junction Temperature (TJMAX
)
175°C
Operating Temperature Range
−55°C ≤ TA
≤
≤
+125°C
Storage Temperature Range
−65°C ≤ TA
+150°C
Lead Temperature (Soldering, 10 sec.) Ceramic
ESD tolerance(5)
300°C
500V
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the
Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions.
(2) The differential input voltage range shall not exceed the supply voltage range.
(3) Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the
maximum junction temperature will be exceeded.
(4) The maximum power dissipation for these devices must be derated at elevated temperatures and is dicated by TJMAX, θJA, and the
ambient temperature, TA. The maximum available power dissipation at any temperature is Pd = (TJMAX − TA)/θJA or the number given in
the Absolute Maximum Ratings, whichever is less.
(5) Human body model, 1.5 kΩ in series with 100 pF.
Quality Conformance Inspection
MIL-STD-883, Method 5005 — Group A
Subgroup
Description
Static tests at
Temp ( °C)
+25
1
2
Static tests at
+125
-55
3
Static tests at
4
Dynamic tests at
Dynamic tests at
Dynamic tests at
Functional tests at
Functional tests at
Functional tests at
Switching tests at
+25
5
+125
-55
6
7
+25
8A
8B
9
+125
-55
+25
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM148JAN
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Quality Conformance Inspection (continued)
MIL-STD-883, Method 5005 — Group A
Subgroup
Description
Temp ( °C)
+125
10
11
Switching tests at
Switching tests at
-55
Electrical Characteristics
DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)
±VCC = ±20V, VCM = 0V, measure each amplifier.
Sub-
groups
Symbol
VIO
Parameter
Conditions
Notes
Min Max
Units
Input Offset Voltage
+VCC = 35V, −VCC = −5V,
VCM = −15V
−5.0
−6.0
−5.0
−6.0
−5.0
−6.0
−5.0
−6.0
−25
+5.0
+6.0
+5.0
+6.0
+5.0
+6.0
+5.0
+6.0
25
mV
mV
mV
mV
mV
mV
mV
mV
µV/°C
µV/°C
nA
1
2, 3
1
+VCC = 5V, −VCC = −35V,
VCM = +15V
2, 3
1
2, 3
1
+VCC = 5V, −VCC = −5V,
2, 3
2
Delta VIO
/
Input Offset Voltage Temperature 25°C ≤ TA ≤ 125°C
See(1)
See(1)
Delta T
Stability
−55°C ≤ TA ≤ 25°C
−25
25
3
IIO
Input Offset Current
+VCC = 35V, −VCC = −5V,
−25
+25
+75
+25
+75
+25
+75
+25
+75
200
400
100
325
100
325
100
325
100
325
100
100
1, 2
3
VCM = −15V
−75
nA
+VCC = 5V, −VCC = −35V,
−25
nA
1, 2
3
VCM = +15V
−75
nA
−25
nA
1, 2
3
−75
nA
+VCC = 5V, −VCC = −5V,
−25
nA
1, 2
3
−75
nA
Delta IIO
Delta T
/
Input Offset Current Temperature 25°C ≤ TA ≤ 125°C
See(1)
See(1)
-200
–400
−0.1
−0.1
−0.1
−0.1
−0.1
−0.1
−0.1
−0.1
−100
−100
76
pA/°C
pA/°C
nA
2
Stability
−55°C ≤ TA ≤ 25°C
3
±IIB
Input Bias Current
+VCC = 35V, −VCC = −5V,
1, 2
3
VCM = −15V
nA
+VCC = 5V, −VCC = −35V,
nA
1, 2
3
VCM = +15V
nA
nA
1, 2
3
nA
+VCC = 5V, −VCC = −5V,
nA
1, 2
3
nA
PSRR+
PSRR−
CMRR
Power Supply Rejection Ratio
Power Supply Rejection Ratio
Common Mode Rejection Ratio
−VCC = −20V, +VCC = 20V to 10V
+VCC = 20V, −VCC = −20V to −10V
VCM = ±15 V, ±5V ≤ VCC ≤ ± 35V
See(2)
See(2)
µV/V
µV/V
dB
1, 2, 3
1, 2, 3
1, 2, 3
(1) Calculated parameter.
(2) Datalogs as µV
4
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
Electrical Characteristics
AC / DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)
±VCC = ±20V, VCM = 0V, measure each amplifier.
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
+ IOS
Short Circuit Current
+VCC = 15V, −VCC = −15V,
VCM = −10V
−55
−75
55
mA
mA
1, 2
3
− IOS
Short Circuit Current
Power Supply Current
Open Loop Voltage Gain
+VCC = 15V, −VCC = −15V,
VCM = +10V
mA
1, 2
75
mA
3
ICC
+VCC = 15V, −VCC = −15V
VOUT = −15V, RL = 10KΩ
VOUT = −15V, RL = 2KΩ
VOUT = +15V, RL = 10KΩ
VOUT = +15V, RL = 2KΩ
3.6
4.5
50
mA
1
mA
2, 3
−AVS
V/mV
V/mV
V/mV
V/mV
V/mV
V/mV
V/mV
V/mV
V/mV
V/mV
V
4
25
5, 6
50
4
25
5, 6
+AVS
Open Loop Voltage Gain
50
4
25
5, 6
50
4
25
5, 6
AVS
+VOP
-VOP
Open Loop Voltage Gain
Output Voltage Swing
Output Voltage Swing
VCC = ±5V, VOUT = ±2V, RL = 10KΩ
VCC = ±5V, VOUT = ±2V, RL = 2KΩ
RL = 10KΩ
10
4, 5, 6
4, 5, 6
4, 5, 6
4, 5, 6
4, 5, 6
4, 5, 6
7, 8A, 8B
7, 8A, 8B
7, 8A, 8B
7, 8A, 8B
10
+16
+15
-16
-15
1
RL = 2KΩ
V
RL = 10KΩ
V
RL = 2KΩ
V
TRTR
TROS
±SR
Transient Response Time
Transient Response Time
Slew Rate
VIN = 50mV, AV = 1
VIN = 50mV, AV = 1
VIN = −5V to +5V, AV = 1
VIN = +5V to −5V, AV = 1
µS
25
%
0.2
0.2
V/µS
V/µS
Electrical Characteristics
AC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)
±VCC = ±20V, VCM = 0V, measure each amplifier.
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
NIBB
NIPC
CS
Noise (Broadband)
BW = 10Hz to 5KHz
15
40
μVRMS
μVPK
dB
7
7
7
7
7
7
7
7
7
7
7
7
7
7
Noise (Popcorn)
RS = 20KΩ
Channel Separation
VIN = ±10V, A to B, RL = 2KΩ
VIN = ±10V, A to C, RL = 2KΩ
VIN = ±10V, A to D, RL = 2KΩ
VIN = ±10V, B to A, RL = 2KΩ
VIN = ±10V, B to C, RL = 2KΩ
VIN = ±10V, B to D, RL = 2KΩ
VIN = ±10V, C to A, RL = 2KΩ
VIN = ±10V, C to B, RL = 2KΩ
VIN = ±10V, C to D, RL = 2KΩ
VIN = ±10V, D to A, RL = 2KΩ
VIN = ±10V, D to B, RL = 2KΩ
VIN = ±10V, D to C, RL = 2KΩ
80
80
dB
80
dB
80
dB
80
dB
80
dB
80
dB
80
dB
80
dB
80
dB
80
dB
80
dB
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM148JAN
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Electrical Characteristics
DC DRIFT PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)
±VCC = ±20V, VCM = 0V, measure each amplifier. Delta calculations performed on JAN S and QMLV devices at group B,
subgroup 5 only.
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
VIO
±IIB
Input Offset Voltage
Input Bias Current
−1
1
mV
nA
1
1
−15
15
Cross Talk Test Circuit
VS = ±15V
6
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
Typical Performance Characteristics
Supply Current
Input Bias Current
Figure 2.
Figure 3.
Voltage Swing
Positive Current Limit
Figure 4.
Figure 5.
Negative Current Limit
Output Impedance
Figure 6.
Figure 7.
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM148JAN
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
Common-Mode Rejection Ratio
Open Loop Frequency Response
Figure 8.
Figure 9.
Bode Plot LM148
Large Signal Pulse Response (LM148)
Figure 10.
Figure 11.
Small Signal Pulse Response (LM148)
Undistorted Output Voltage Swing
Figure 12.
Figure 13.
8
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
Typical Performance Characteristics (continued)
Gain Bandwidth
Slew Rate
Figure 14.
Figure 15.
Inverting Large Signal Pulse Response (LM148)
Input Noise Voltage and Noise Current
Figure 16.
Figure 17.
Positive Common-Mode Input Voltage Limit
Negative Common-Mode Input Voltage Limit
Figure 18.
Figure 19.
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM148JAN
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
APPLICATION HINTS
The LM148 series are quad low power LM741 op amps. In the proliferation of quad op amps, these are the first
to offer the convenience of familiar, easy to use operating characteristics of the LM741 op amp. In those
applications where LM741 op amps have been employed, the LM148 series op amps can be employed directly
with no change in circuit performance.
The package pin-outs are such that the inverting input of each amplifier is adjacent to its output. In addition, the
amplifier outputs are located in the corners of the package which simplifies PC board layout and minimizes
package related capacitive coupling between amplifiers.
The input characteristics of these amplifiers allow differential input voltages which can exceed the supply
voltages. In addition, if either of the input voltages is within the operating common-mode range, the phase of the
output remains correct. If the negative limit of the operating common-mode range is exceeded at both inputs, the
output voltage will be positive. For input voltages which greatly exceed the maximum supply voltages, either
differentially or common-mode, resistors should be placed in series with the inputs to limit the current.
Like the LM741, these amplifiers can easily drive a 100 pF capacitive load throughout the entire dynamic output
voltage and current range. However, if very large capacitive loads must be driven by a non-inverting unity gain
amplifier, a resistor should be placed between the output (and feedback connection) and the capacitance to
reduce the phase shift resulting from the capacitive loading.
The output current of each amplifier in the package is limited. Short circuits from an output to either ground or the
power supplies will not destroy the unit. However, if multiple output shorts occur simultaneously, the time
duration should be short to prevent the unit from being destroyed as a result of excessive power dissipation in
the IC chip.
As with most amplifiers, care should be taken lead dress, component placement and supply decoupling in order
to ensure stability. For example, resistors from the output to an input should be placed with the body close to the
input to minimize “pickup” and maximize the frequency of the feedback pole which capacitance from the input to
ground creates.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and
capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole.
In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed
loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less
than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to
the input of the op amp. The value of the added capacitor should be such that the RC time constant of this
capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.
10
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
Typical Applications—LM148
fMAX = 5 kHz, THD ≤ 0.03%
R1 = 100k pot. C1 = 0.0047 μF, C2 = 0.01 μF, C3 = 0.1 μF, R2 = R6 = R7 = 1M,
R3 = 5.1k, R4 = 12Ω, R5 = 240Ω, Q = NS5102, D1 = 1N914, D2 = 3.6V avalanche
diode (ex. LM103), VS = ±15V
A simpler version with some distortion degradation at high frequencies can be made by using A1 as a simple inverting
amplifier, and by putting back to back zeners in the feedback loop of A3.
Figure 20. One Decade Low Distortion Sinewave Generator
VS = ±15V
R = R2, trim R2 to boost CMRR
Figure 21. Low Cost Instrumentation Amplifier
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM148JAN
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Adjust R for minimum drift
D3 low leakage diode
D1 added to improve speed
VS = ±15V
Figure 22. Low Drift Peak Detector with Bias Current Compensation
12
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
Tune Q through R0,
For predictable results: fO Q ≤ 4 × 104
Use Band Pass output to tune for Q
Figure 23. Universal State-Variable Filter
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LM148JAN
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Use general equations, and tune each section separately
Q1stSECTION = 0.541, Q2ndSECTION = 1.306
The response should have 0 dB peaking
Figure 24. A 1 kHz 4 Pole Butterworth
Ex: fNOTCH = 3 kHz, Q = 5, R1 = 270k, R2 = R3 = 20k, R4 = 27k, R5 = 20k, R6 = R8 = 10k, R7 = 100k, C1 = C2 =
0.001 μF
Better noise performance than the state-space approach.
Figure 25. A 3 Amplifier Bi-Quad Notch Filter
14
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
R1C1 = R2C2 = t
R′1C′1 = R′2C′2 = t′
fC = 1 kHz, fS = 2 kHz, fp = 0.543, fZ = 2.14, Q = 0.841, f′ P = 0.987, f′ Z = 4.92, Q′ = 4.403, normalized to ripple BW
Use the BP outputs to tune Q, Q′, tune the 2 sections separately
R1 = R2 = 92.6k, R3 = R4 = R5 = 100k, R6 = 10k, R0 = 107.8k, RL = 100k, RH = 155.1k,
R′1 = R′2 = 50.9k, R′4 = R′5 = 100k, R′6 = 10k, R′0 = 5.78k, R′L = 100k, R′H = 248.12k, R′f = 100k. All capacitors
are 0.001 μF.
Figure 26. A 4th Order 1 kHz Elliptic Filter (4 Poles, 4 Zeros)
Figure 27. Lowpass Response
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LM148JAN
LM148JAN
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Typical Simulation
For more details, see IEEE Journal of Solid-State Circuits, Vol. SC-9, No. 6, December 1974
o1 = 112IS = 8 × 10−16
o2 = 144*C2 = 6 pF for LM149
Figure 28. LM148, LM741 Macromodel for Computer Simulation
16
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM148JAN
LM148JAN
www.ti.com
SNOSAI2A –FEBRUARY 2005–REVISED MARCH 2013
REVISION HISTORY SECTION
Date
Revision
Section
Originator
Changes
Released
02/15/05
A
New Release, Corporate format
All
L. Lytle
1 MDS data sheet converted into one Corp.
data sheet format. MJLM148-X, Rev. 0C1.
MDS data sheet will be archived.
03/20/13
A
Changed layout of National Data Sheet to TI
format
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LM148JAN
PACKAGE OPTION ADDENDUM
www.ti.com
14-Jan-2022
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
25
25
25
25
25
(1)
(2)
(3)
(4/5)
(6)
JL148BCA
ACTIVE
CDIP
CDIP
CDIP
CDIP
CDIP
J
J
J
J
J
14
14
14
14
14
Non-RoHS
& Green
Call TI
Level-1-NA-UNLIM
Level-1-NA-UNLIM
Level-1-NA-UNLIM
Level-1-NA-UNLIM
Level-1-NA-UNLIM
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
JL148BCA
JM38510/11001BCA Q
JL148SCA
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Non-RoHS
& Green
Call TI
Call TI
Call TI
Call TI
JL148SCA
JM38510/11001SCA Q
JM38510/11001BCA
JM38510/11001SCA
M38510/11001BCA
Non-RoHS
& Green
JL148BCA
JM38510/11001BCA Q
Non-RoHS
& Green
JL148SCA
JM38510/11001SCA Q
Non-RoHS
& Green
JL148BCA
JM38510/11001BCA Q
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
14-Jan-2022
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF LM148JAN, LM148JAN-SP :
Military : LM148JAN
•
Space : LM148JAN-SP
•
NOTE: Qualified Version Definitions:
Military - QML certified for Military and Defense Applications
•
Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application
•
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TUBE
T - Tube
height
L - Tube length
W - Tube
width
B - Alignment groove width
*All dimensions are nominal
Device
Package Name Package Type
Pins
SPQ
L (mm)
W (mm)
T (µm)
B (mm)
JL148BCA
J
J
J
J
J
CDIP
CDIP
CDIP
CDIP
CDIP
14
14
14
14
14
25
25
25
25
25
506.98
506.98
506.98
506.98
506.98
15.24
15.24
15.24
15.24
15.24
13440
13440
13440
13440
13440
NA
NA
NA
NA
NA
JL148SCA
JM38510/11001BCA
JM38510/11001SCA
M38510/11001BCA
Pack Materials-Page 1
PACKAGE OUTLINE
J0014A
CDIP - 5.08 mm max height
S
C
A
L
E
0
.
9
0
0
CERAMIC DUAL IN LINE PACKAGE
4X .005 MIN
[0.13]
PIN 1 ID
(OPTIONAL)
A
.015-.060 TYP
[0.38-1.52]
1
14
12X .100
[2.54]
14X .014-.026
[0.36-0.66]
14X .045-.065
[1.15-1.65]
.010 [0.25] C A B
.754-.785
[19.15-19.94]
8
7
B
.245-.283
[6.22-7.19]
.2 MAX TYP
[5.08]
.13 MIN TYP
[3.3]
SEATING PLANE
C
.308-.314
[7.83-7.97]
AT GAGE PLANE
.015 GAGE PLANE
[0.38]
0 -15
TYP
14X .008-.014
[0.2-0.36]
4214771/A 05/2017
NOTES:
1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for
reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermitically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.
www.ti.com
EXAMPLE BOARD LAYOUT
J0014A
CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE
(.300 ) TYP
[7.62]
SEE DETAIL B
14
SEE DETAIL A
1
12X (.100 )
[2.54]
SYMM
14X ( .039)
[1]
8
7
SYMM
LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE: 5X
.002 MAX
[0.05]
ALL AROUND
(.063)
[1.6]
METAL
(
.063)
[1.6]
SOLDER MASK
OPENING
METAL
.002 MAX
[0.05]
ALL AROUND
SOLDER MASK
OPENING
(R.002 ) TYP
[0.05]
DETAIL A
DETAIL B
SCALE: 15X
13X, SCALE: 15X
4214771/A 05/2017
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
JM38510/11004BCA
IC QUAD OP-AMP, 5000 uV OFFSET-MAX, CDIP14, 0.250 X 0.750 INCH, HERMETIC SEALED, CERAMIC, DIP-14, Operational Amplifier
ADI
©2020 ICPDF网 联系我们和版权申明