LM2937IMP-3.3/NOPB [TI]
LM2937-2.5, LM2937-3.3 400mA and 500mA Voltage Regulators; LM2937-2.5 , LM2937-3.3 400毫安提供最大500mA电流稳压器型号: | LM2937IMP-3.3/NOPB |
厂家: | TEXAS INSTRUMENTS |
描述: | LM2937-2.5, LM2937-3.3 400mA and 500mA Voltage Regulators |
文件: | 总19页 (文件大小:1942K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
LM2937-2.5, LM2937-3.3
www.ti.com
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
LM2937-2.5, LM2937-3.3 400mA and 500mA Voltage Regulators
Check for Samples: LM2937-2.5, LM2937-3.3
1
FEATURES
DESCRIPTION
The LM2937-2.5 and LM2937-3.3 are positive voltage
2
•
•
•
•
•
Fully Specified for Operation Over −40°C to
+125°C
regulators capable of supplying up to 500 mA of load
current. Both regulators are ideal for converting a
common 5V logic supply, or higher input supply
voltage, to the lower 2.5V and 3.3V supplies to power
VLSI ASIC's and microcontrollers. Special circuitry
has been incorporated to minimize the quiescent
current to typically only 10 mA with a full 500 mA load
current when the input to output voltage differential is
greater than 5V.
Output Current in Excess of 500 mA (400mA
for SOT-223 package)
Output Trimmed for 5% Tolerance Under All
Operating Conditions
Wide Output Capacitor ESR Range, 0.01Ω up
to 5Ω
Internal Short Circuit and Thermal Overload
Protection
The LM2937 requires an output bypass capacitor for
stability. As with most regulators utilizing a PNP pass
transistor, the ESR of this capacitor remains a critical
design parameter, but the LM2937-2.5 and LM2937-
3.3 include special compensation circuitry that
relaxes ESR requirements. The LM2937 is stable for
all ESR ratings less than 5Ω. This allows the use of
low ESR chip capacitors.
•
•
•
Reverse Battery Protection
60V Input Transient Protection
Mirror Image Insertion Protection
The regulators are also suited for automotive
applications, with built in protection from reverse
battery connections, two-battery jumps and up to
+60V/−50V load dump transients. Familiar regulator
features such as short circuit and thermal shutdown
protection are also built in.
Connection Diagrams
Figure 1. TO-220 Plastic Package
Figure 2. SOT-223 Plastic Package
Front View
See Package Number DCY0004A
Front View
See Package Number NDE0003B
Figure 3. DDPAK/TO-263 Surface-Mount Package
Top View
Figure 4. DDPAK/TO-263 Surface-Mount Package
Side View
See Package Number KTT0003B
See Package Number KTT0003B
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1998–2013, Texas Instruments Incorporated
LM2937-2.5, LM2937-3.3
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
Input Voltage
Continuous
26V
60V
Transient (t ≤ 100 ms)
(3)
Internal Power Dissipation
Internally Limited
150°C
Maximum Junction Temperature
Storage Temperature Range
Lead Temperature Soldering
−65°C to +150°C
260°C
TO-220 (10 seconds)
DDPAK/TO-263 (10 seconds)
SOT-223 (Vapor Phase, 60 seconds)
SOT-223 (Infrared, 15 seconds)
230°C
215°C
220°C
(4)
ESD Susceptibility
2 kV
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when
operating the device outside of its rated Operating Conditions.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
(3) The maximum allowable power dissipation at any ambient temperature is PMAX = (125 − TA)/θJA, where 125 is the maximum junction
temperature for operation, TA is the ambient temperature, and θJA is the junction-to-ambient thermal resistance. If this dissipation is
exceeded, the die temperature will rise above 125°C and the electrical specifications do not apply. If the die temperature rises above
150°C, the regulator will go into thermal shutdown. The junction-to-ambient thermal resistance θJA is 65°C/W, for the TO-220 package,
73°C/W for the DDPAK/TO-263 package, and 174°C/W for the SOT-223 package. When used with a heatsink, θJA is the sum of the
device junction-to-case thermal resistance θJC of 3°C/W and the heatsink case-to-ambient thermal resistance. If the DDPAK/TO-263 or
SOT-223 packages are used, the thermal resistance can be reduced by increasing the P.C. board copper area thermally connected to
the package (see Application Hints for more information on heatsinking).
(4) ESD rating is based on the human body model, 100 pF discharged through 1.5 kΩ.
Operating Conditions(1)
(2)
Temperature Range
LM2937ES, LM2937ET
LM2937IMP
−40°C ≤ TA ≤ 125°C
−40°C ≤ TA ≤ 85°C
4.75V to 26V
Input Voltage Range
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when
operating the device outside of its rated Operating Conditions.
(2) The maximum allowable power dissipation at any ambient temperature is PMAX = (125 − TA)/θJA, where 125 is the maximum junction
temperature for operation, TA is the ambient temperature, and θJA is the junction-to-ambient thermal resistance. If this dissipation is
exceeded, the die temperature will rise above 125°C and the electrical specifications do not apply. If the die temperature rises above
150°C, the regulator will go into thermal shutdown. The junction-to-ambient thermal resistance θJA is 65°C/W, for the TO-220 package,
73°C/W for the DDPAK/TO-263 package, and 174°C/W for the SOT-223 package. When used with a heatsink, θJA is the sum of the
device junction-to-case thermal resistance θJC of 3°C/W and the heatsink case-to-ambient thermal resistance. If the DDPAK/TO-263 or
SOT-223 packages are used, the thermal resistance can be reduced by increasing the P.C. board copper area thermally connected to
the package (see Application Hints for more information on heatsinking).
2
Submit Documentation Feedback
Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
www.ti.com
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
Electrical Characteristics(1)
VIN = VNOM + 5V, IOUTmax = 500 mA for the TO-220 and DDPAK/TO-263 packages, IOUTmax=400mA for the SOT-223 package,
COUT = 10 μF unless otherwise indicated. Boldface limits apply over the entire operating temperature range, of the
indicated device, all other specifications are for TA = TJ = 25°C.
Output Voltage (VOUT
)
2.5V
3.3V
Units
Parameter
Output Voltage
Conditions
Typ
Limit
2.42
2.38
2.56
2.62
Typ
Limit
3.20
3.14
3.40
3.46
5 mA ≤ IOUT ≤ IOUTmax
V (Min)
V(Min)
V(Max)
V(Max)
2.5
3.3
Line Regulation(2)
4.75V ≤ VIN ≤ 26V,
IOUT = 5 mA
7.5
25
9.9
33
mV(Max)
Load Regulation
5 mA ≤ IOUT ≤ IOUTmax
7V ≤ VIN ≤ 26V,
2.5
2
25
10
3.3
2
33
10
mV(Max)
mA(Max)
Quiescent Current
IOUT = 5 mA
VIN = (VOUT + 5V),
IOUT = IOUTmax
10
20
10
20
mA(Max)
VIN = 5V, IOUT = IOUTmax
66
75
100125
66
99
100125
mA(Max)
Output Noise Voltage
10 Hz–100 kHz,
IOUT = 5 mA
μVrms
Long Term Stability
1000 Hrs.
10
1.0
75
13.2
1.0
75
mV
Short-Circuit Current
0.6
60
0.6
60
A(Min)
V(Min)
Peak Line Transient Voltage
tf < 100 ms, RL = 100Ω
Maximum Operational Input
Voltage
26
26
V(Min)
V(Min)
V(Min)
Reverse DC Input Voltage
V
OUT ≥ −0.6V, RL = 100Ω
−30
−75
−15
−50
−30
−75
−15
−50
Reverse Transient Input
Voltage
tr < 1 ms, RL = 100Ω
(1) Typicals are at TJ = 25°C and represent the most likely parametric norm.
(2) The minimum input voltage required for proper biasing of these regulators is 4.75V. Below this level the outputs will fall out of regulation.
This effect is not the normal dropout characteristic where the output falls out of regulation due to the PNP pass transistor entering
saturation. If a value for worst case effective input to output dropout voltage is required in a specification, the values should be 2.37V
maximum for the LM2937-2.5 and 1.6V maximum for the LM2937-3.3.
Copyright © 1998–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics
Output Voltage vs Temperature (2.5V)
Output Voltage vs Temperature (3.3V)
Figure 5.
Figure 6.
Quiescent Current vs Output Current (2.5V)
Quiescent Current vs Output Current (3.3V)
Figure 7.
Figure 8.
Quiescent Current vs Input Voltage (2.5V)
Quiescent Current vs Input Voltage (3.3V)
Figure 9.
Figure 10.
4
Submit Documentation Feedback
Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
www.ti.com
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Line Transient Response
Load Transient Response
Figure 11.
Figure 12.
Ripple Rejection
Output Impedance
Figure 13.
Figure 14.
(1)
Maximum Power Dissipation (TO-220)
Maximum Power Dissipation (DDPAK/TO-263)
Figure 15.
Figure 16.
(1) The maximum allowable power dissipation at any ambient temperature is PMAX = (125 − TA)/θJA, where 125 is the maximum junction
temperature for operation, TA is the ambient temperature, and θJA is the junction-to-ambient thermal resistance. If this dissipation is
exceeded, the die temperature will rise above 125°C and the electrical specifications do not apply. If the die temperature rises above
150°C, the regulator will go into thermal shutdown. The junction-to-ambient thermal resistance θJA is 65°C/W, for the TO-220 package,
73°C/W for the DDPAK/TO-263 package, and 174°C/W for the SOT-223 package. When used with a heatsink, θJA is the sum of the
device junction-to-case thermal resistance θJC of 3°C/W and the heatsink case-to-ambient thermal resistance. If the DDPAK/TO-263 or
SOT-223 packages are used, the thermal resistance can be reduced by increasing the P.C. board copper area thermally connected to
the package (see Application Hints for more information on heatsinking).
Copyright © 1998–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Low Voltage Behavior (2.5V)
Low Voltage Behavior (3.3)
Figure 17.
Figure 18.
Output at Voltage Extremes
Output Capacitor ESR
Figure 19.
Figure 20.
Peak Output Current
Figure 21.
6
Submit Documentation Feedback
Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
www.ti.com
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
Typical Application
* Required if the regulator is located more than 3 inches from the power supply filter capacitors.
** Required for stability. Cout must be at least 10 μF (over the full expected operating temperature range) and located
as close as possible to the regulator. The equivalent series resistance, ESR, of this capacitor may be as high as 3Ω
APPLICATION HINTS
EXTERNAL CAPACITORS
The output capacitor is critical to maintaining regulator stability, and must meet the required conditions for both
ESR (Equivalent Series Resistance) and minimum amount of capacitance.
MINIMUM CAPACITANCE:
The minimum output capacitance required to maintain stability is 10 μF (this value may be increased without
limit). Larger values of output capacitance will give improved transient response.
ESR LIMITS:
The ESR of the output capacitor will cause loop instability if it is too high or too low. The acceptable range of
ESR plotted versus load current is shown in the graph below. It is essential that the output capacitor meet
these requirements, or oscillations can result.
Figure 22. Output Capacitor ESR
Figure 23. ESR Limits
It is important to note that for most capacitors, ESR is specified only at room temperature. However, the designer
must ensure that the ESR will stay inside the limits shown over the entire operating temperature range for the
design.
For aluminum electrolytic capacitors, ESR will increase by about 30X as the temperature is reduced from 25°C to
−40°C. This type of capacitor is not well-suited for low temperature operation.
Solid tantalum capacitors have a more stable ESR over temperature, but are more expensive than aluminum
electrolytics. A cost-effective approach sometimes used is to parallel an aluminum electrolytic with a solid
Tantalum, with the total capacitance split about 75/25% with the Aluminum being the larger value.
If two capacitors are paralleled, the effective ESR is the parallel of the two individual values. The “flatter” ESR of
the Tantalum will keep the effective ESR from rising as quickly at low temperatures.
Copyright © 1998–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
www.ti.com
HEATSINKING
A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of
the application. Under all possible operating conditions, the junction temperature must be within the range
specified under Absolute Maximum Ratings.
To determine if a heatsink is required, the power dissipated by the regulator, PD, must be calculated.
The figure below shows the voltages and currents which are present in the circuit, as well as the formula for
calculating the power dissipated in the regulator:
IIN = IL ÷ IG
PD = (VIN − VOUT) IL + (VIN) IG
Figure 24. Power Dissipation Diagram
The next parameter which must be calculated is the maximum allowable temperature rise, TR (max). This is
calculated by using the formula:
TR (max) = TJ(max) − TA (max)
where:
•
•
TJ (max) is the maximum allowable junction temperature, which is 125°C for commercial grade parts.
TA (max) is the maximum ambient temperature which will be encountered in the application.
Using the calculated values for TR(max) and PD, the maximum allowable value for the junction-to-ambient
thermal resistance, θ(J−A), can now be found:
θ(J−A) = TR (max)/PD
NOTE
If the maximum allowable value for θ(J−A) is found to be ≥ 53°C/W for the TO-220 package,
≥ 80°C/W for the DDPAK/TO-263 package, or ≥174°C/W for the SOT-223 package, no
heatsink is needed since the package alone will dissipate enough heat to satisfy these
requirements.
If the calculated value for θ(J−A)falls below these limits, a heatsink is required.
HEATSINKING TO-220 PACKAGE PARTS
The TO-220 can be attached to a typical heatsink, or secured to a copper plane on a PC board. If a copper plane
is to be used, the values of θ(J−A) will be the same as shown in the next section for the DDPAK/TO-263.
If a manufactured heatsink is to be selected, the value of heatsink-to-ambient thermal resistance, θ(H−A), must
first be calculated:
θ(H−A) = θ(J−A) − θ(C−H) − θ(J−C)
Where:
•
θ(J−C) is defined as the thermal resistance from the junction to the surface of the case. A value of 3°C/W can be
assumed for θ(J−C) for this calculation.
•
θ(C−H) is defined as the thermal resistance between the case and the surface of the heatsink. The value
of θ(C−H) will vary from about 1.5°C/W to about 2.5°C/W (depending on method of attachment, insulator, etc.). If
the exact value is unknown, 2°C/W should be assumed for θ(C−H)
.
8
Submit Documentation Feedback
Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
www.ti.com
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
When a value for θ(H−A) is found using the equation shown, a heatsink must be selected that has a value that is
less than or equal to this number.
θ(H−A) is specified numerically by the heatsink manufacturer in the catalog, or shown in a curve that plots
temperature rise vs power dissipation for the heatsink.
HEATSINKING DDPAK/TO-263 AND SOT-223 PACKAGE PARTS
Both the DDPAK/TO-263 (“KTT”) and SOT-223 (“DCY”) packages use a copper plane on the PCB and the PCB
itself as a heatsink. To optimize the heat sinking ability of the plane and PCB, solder the tab of the package to
the plane.
Figure 25 shows for the DDPAK/TO-263 the measured values of θ(J−A) for different copper area sizes using a
typical PCB with 1 ounce copper and no solder mask over the copper area used for heatsinking.
Figure 25. θ(J−A) vs Copper (1 ounce) Area for the DDPAK/TO-263 Package
As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement. It
should also be observed that the minimum value of θ(J−A) for the DDPAK/TO-263 package mounted to a PCB is
32°C/W.
As a design aid, Figure 26 shows the maximum allowable power dissipation compared to ambient temperature
for the DDPAK/TO-263 device (assuming θ(J−A) is 35°C/W and the maximum junction temperature is 125°C).
Figure 26. Maximum Power Dissipation vs TAMB for the DDPAK/TO-263 Package
Figure 27 and Figure 28 show the information for the SOT-223 package. Figure 28 assumes a θ(J−A) of 74°C/W
for 1 ounce copper and 51°C/W for 2 ounce copper and a maximum junction temperature of +85°C.
Copyright © 1998–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
www.ti.com
Figure 27. θ(J−A) vs Copper (2 ounce) Area for the SOT-223 Package
Figure 28. Maximum Power Dissipation vs TAMB for the SOT-223 Package
Please see AN-1028 (SNVA036) for power enhancement techniques to be used with the SOT-223 package.
SOT-223 SOLDERING RECOMMENDATIONS
It is not recommended to use hand soldering or wave soldering to attach the small SOT-223 package to a printed
circuit board. The excessive temperatures involved may cause package cracking.
Either vapor phase or infrared reflow techniques are preferred soldering attachment methods for the SOT-223
package.
10
Submit Documentation Feedback
Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: LM2937-2.5 LM2937-3.3
LM2937-2.5, LM2937-3.3
www.ti.com
SNVS015E –FEBRUARY 1998–REVISED APRIL 2013
REVISION HISTORY
Changes from Revision D (April 2013) to Revision E
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 10
Copyright © 1998–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM2937-2.5 LM2937-3.3
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
PACKAGING INFORMATION
Orderable Device
LM2937ES-2.5
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
Top-Side Markings
Samples
Drawing
Qty
(1)
(2)
(3)
(4)
ACTIVE
DDPAK/
TO-263
KTT
3
3
3
3
3
3
3
3
3
3
45
TBD
Call TI
CU SN
Call TI
CU SN
Call TI
CU SN
Call TI
CU SN
Call TI
CU SN
Call TI
Level-3-245C-168 HR
Call TI
LM2937ES
-2.5
LM2937ES-2.5/NOPB
LM2937ES-3.3
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
DDPAK/
TO-263
KTT
KTT
KTT
KTT
KTT
NDE
NDE
NDE
NDE
45
45
Pb-Free (RoHS
Exempt)
LM2937ES
-2.5
DDPAK/
TO-263
TBD
LM2937ES
-3.3
LM2937ES-3.3/NOPB
LM2937ESX-3.3
DDPAK/
TO-263
45
Pb-Free (RoHS
Exempt)
Level-3-245C-168 HR
Call TI
LM2937ES
-3.3
DDPAK/
TO-263
500
500
45
TBD
LM2937ES
-3.3
LM2937ESX-3.3/NOPB
LM2937ET-2.5
DDPAK/
TO-263
Pb-Free (RoHS
Exempt)
Level-3-245C-168 HR
Call TI
LM2937ES
-3.3
TO-220
TO-220
TO-220
TO-220
TBD
LM2937ET
-2.5
LM2937ET-2.5/NOPB
LM2937ET-3.3
45
Green (RoHS
& no Sb/Br)
Level-1-NA-UNLIM
Call TI
LM2937ET
-2.5
45
TBD
LM2937ET
-3.3
LM2937ET-3.3/NOPB
45
Green (RoHS
& no Sb/Br)
Level-1-NA-UNLIM
LM2937ET
-3.3
LM2937IMP-2.5
ACTIVE
ACTIVE
SOT-223
SOT-223
DCY
DCY
4
4
1000
1000
TBD
Call TI
CU SN
Call TI
-40 to 85
-40 to 85
L68B
LM2937IMP-2.5/NOPB
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
L68B
LM2937IMP-3.3
ACTIVE
ACTIVE
SOT-223
SOT-223
DCY
DCY
4
4
1000
1000
TBD
Call TI
CU SN
Call TI
-40 to 85
-40 to 85
L69B
L69B
LM2937IMP-3.3/NOPB
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
LM2937IMPX-2.5
ACTIVE
ACTIVE
SOT-223
SOT-223
DCY
DCY
4
4
2000
2000
TBD
Call TI
CU SN
Call TI
-40 to 85
-40 to 85
L68B
L68B
LM2937IMPX-2.5/NOPB
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
LM2937IMPX-3.3
ACTIVE
ACTIVE
SOT-223
SOT-223
DCY
DCY
4
4
2000
2000
TBD
Call TI
CU SN
Call TI
-40 to 85
-40 to 85
L69B
L69B
LM2937IMPX-3.3/NOPB
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LM2937ESX-3.3
DDPAK/
TO-263
KTT
KTT
3
3
500
500
330.0
24.4
10.75 14.85
5.0
16.0
24.0
Q2
LM2937ESX-3.3/NOPB DDPAK/
TO-263
330.0
24.4
10.75 14.85
5.0
16.0
24.0
Q2
LM2937IMP-2.5
LM2937IMP-2.5/NOPB SOT-223
LM2937IMP-3.3 SOT-223
LM2937IMP-3.3/NOPB SOT-223
LM2937IMPX-2.5 SOT-223
LM2937IMPX-2.5/NOPB SOT-223
LM2937IMPX-3.3 SOT-223
LM2937IMPX-3.3/NOPB SOT-223
SOT-223
DCY
DCY
DCY
DCY
DCY
DCY
DCY
DCY
4
4
4
4
4
4
4
4
1000
1000
1000
1000
2000
2000
2000
2000
330.0
330.0
330.0
330.0
330.0
330.0
330.0
330.0
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
7.0
7.0
7.0
7.0
7.0
7.0
7.0
7.0
7.5
7.5
7.5
7.5
7.5
7.5
7.5
7.5
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
Q3
Q3
Q3
Q3
Q3
Q3
Q3
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LM2937ESX-3.3
LM2937ESX-3.3/NOPB
LM2937IMP-2.5
DDPAK/TO-263
DDPAK/TO-263
SOT-223
KTT
KTT
DCY
DCY
DCY
DCY
DCY
DCY
DCY
DCY
3
3
4
4
4
4
4
4
4
4
500
500
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
45.0
45.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
1000
1000
1000
1000
2000
2000
2000
2000
LM2937IMP-2.5/NOPB
LM2937IMP-3.3
SOT-223
SOT-223
LM2937IMP-3.3/NOPB
LM2937IMPX-2.5
SOT-223
SOT-223
LM2937IMPX-2.5/NOPB
LM2937IMPX-3.3
SOT-223
SOT-223
LM2937IMPX-3.3/NOPB
SOT-223
Pack Materials-Page 2
MECHANICAL DATA
NDE0003B
www.ti.com
MECHANICAL DATA
MPDS094A – APRIL 2001 – REVISED JUNE 2002
DCY (R-PDSO-G4)
PLASTIC SMALL-OUTLINE
6,70 (0.264)
6,30 (0.248)
3,10 (0.122)
2,90 (0.114)
4
0,10 (0.004)
M
3,70 (0.146)
3,30 (0.130)
7,30 (0.287)
6,70 (0.264)
Gauge Plane
1
2
3
0,25 (0.010)
0,84 (0.033)
0,66 (0.026)
0°–10°
2,30 (0.091)
0,10 (0.004)
M
4,60 (0.181)
0,75 (0.030) MIN
1,70 (0.067)
1,50 (0.059)
1,80 (0.071) MAX
0,35 (0.014)
0,23 (0.009)
Seating Plane
0,08 (0.003)
0,10 (0.0040)
0,02 (0.0008)
4202506/B 06/2002
NOTES: A. All linear dimensions are in millimeters (inches).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC TO-261 Variation AA.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
KTT0003B
TS3B (Rev F)
BOTTOM SIDE OF PACKAGE
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号:
LM2937IMP-5.0/NOPB
IC VREG 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, PDSO4, PLASTIC, SOT-223, 4 PIN, Fixed Positive Single Output LDO Regulator
NSC
LM2937IMPX-10/NOPB
IC VREG 10 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, PDSO4, PLASTIC, SOT-223, 4 PIN, Fixed Positive Single Output LDO Regulator
NSC
©2020 ICPDF网 联系我们和版权申明