LM4917 [TI]
95mW 立体声模拟输入耳机放大器;
| 型号： | LM4917 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 95mW 立体声模拟输入耳机放大器 放大器 |
| 文件： | 总28页 (文件大小：3929K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
LM4917 Boomer™ Audio Power Amplifier Series Ground-Referenced, 95mW Stereo
Headphone Amplifier
Check for Samples: LM4917
1
FEATURES
DESCRIPTION
The LM4917 is
a stereo, output capacitor-less
23
•
Ground Referenced Outputs
High PSRR
headphone amplifier capable of delivering 95mW of
continuous average power into a 16Ω load with less
than 1% THD+N from a single 3V power supply.
•
•
•
•
Available in Space-Saving TSSOP Package
Ultra Low Current Shutdown Mode
The LM4917 provides high quality audio reproduction
with minimal external components.
Improved Pop and Click Circuitry eliminates
Noises During Turn-On and Turn-Off
Transitions
A
ground
referenced output eliminates the output coupling
capacitors typically required by single-ended loads,
reducing component count, cost and board space
consumption. This makes the LM4917 ideal for
mobile phones and other portable equipment where
board space is at a premium. Eliminating the output
coupling capacitors also improves low frequency
response.
•
•
1.4 – 3.6V Operation
No Output Coupling Capacitors, Snubber
Networks, Bootstrap Capacitors
•
Shutdown Either Channel Independently
APPLICATIONS
The LM4917 operates from a single 1.4V to 3.6V
power supply, features low 0.02% THD+N and 70dB
PSRR. Independent right/left channel low-power
shutdown controls provide power saving flexibility for
mono/stereo applications. Superior click and pop
suppression eliminates audible transients during start
up and shutdown. Short circuit and thermal overload
protection protects the device during fault conditions.
•
•
•
•
•
Notebook PCs
Desktop PCs
Mobile Phone
PDAs
Portable Electronic Devices
KEY SPECIFICATIONS
•
•
Improved PSRR at 1kHz: 70dB (Typ)
Power Output at VDD = 3V, RL = 16Ω, THD ≦
1%: 95mW (Typ)
•
Shutdown Current: 0.01µA (Typ)
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
3
Boomer is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2004–2013, Texas Instruments Incorporated
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
Block Diagram
9
2
10
-
8
+
1
Shutdown
Control
12
3
Click/Pop
Suppression
Charge
Pump
+
-
5
11
13
6
7
4
14
Figure 1. Circuit Block Diagram
Typical Application
20 kW
CPVDD
Rf
+
C4
0.1 mF
C3
4.7 mF
9
2
0.39 mF
20 kW
10
+
-
8
Ri
Ci
+
SD_LC
1
Shutdown
Control
Headphone
Jack
V 1
IN
SD_RC
12
Click/Pop
Suppression
3
Charge
Pump
C1
2.2 mF
+
-
0.39 mF
5
20 kW
Ri
+
11
13
Ci
6
7
4
14
V 2
IN
2.2 mF
C2
20 kW
Rf
Figure 2. Typical Audio Amplifier Application Circuit
2
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
14
13
12
11
10
9
1
2
3
4
5
6
7
SGND
R_IN
SD_LC
CPVDD
CCP+
SD_RC
R_OUT
L_IN
PGND
CCP-
VCP_OUT
-AVDD
AVDD
8
L_OUT
TSSOP Package
Top View
See Package Number PW
SD_LC
CPVDD
CCP+
SGND
R_IN
SD_RC
R_OUT
L_IN
PGND
CCP-
VCP_OUT
-AVDD
AVDD
L_OUT
WSON Package
Top View
See Package Number NHK0014A
PIN DESCRIPTIONS
Pin
1
Name
SD_LC
CPVDD
Function
Active_Low Shutdown, Left Channel
Charge Pump Power Supply
2
3
CCP+
PGND
CCP-
Positive Terminal-Charge Pump Flying Capacitor
Power Ground
4
5
Negative Terminal- Charge Pump Flying Capacitor
Charge Pump Output
6
VCP_OUT
-AVDD
L_OUT
AVDD
7
Negative Power Supply-Amplifier
Left Channel Output
8
9
Positive Power Supply-Amplifier
Left Channel Input
10
11
12
13
14
L_IN
R_OUT
SD_RC
R_IN
Right Channel Output
Active_Low Shutdown, Right Channel
Right Channel Input
SGND
Signal Ground
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
Absolute Maximum Ratings(1)
Supply Voltage
4.0V
−65°C to +150°C
-0.3V to VDD + 0.3V
Internally Limited
2000V
Storage Temperature
Input Voltage
Power Dissipation(2)
ESD Susceptibility(3)
ESD Susceptibility(4)
Junction Temperature
200V
150°C
θJC (TSSOP)
θJA (TSSOP)
40°C/W
Thermal Resistance
109°C/W
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional but do not specify performance limits. Electrical Characteristics state DC and AC electrical specifications
under particular test conditions that ensure specific performance limits. This assumes that the device is within the Operating Ratings.
Specifications are not ensured for parameters where no limit is given; however, the typical value is a good indication of device
performance.
(2) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient temperature,
TA. The maximum allowable power dissipation is PDMAX = (TJMAX - TA) / θJA or the number given in Absolute Maximum Ratings,
whichever is lower. For the LM4917, see power de-rating currents for more information.
(3) Human body model, 100pF discharged through a 1.5kΩ resistor.
(4) Machine Model, 220pF-240pF discharged through all pins.
Operating Ratings
T
MIN ≤ TA ≤ TMAX
−40°C ≤ TA ≤ 85°C
1.4V ≤ VCC ≤ 3.6V
Temperature Range
(1)
Supply Voltage (VDD
)
(1) If the product is in shutdown mode and VDD exceeds 3.6V (to a max of 4V VDD) then most of the excess current will flow through the
ESD protection circuits. If the source impedance limits the current to a max of 10mA, then the part will be protected. If the part is
enabled when VDD is above 4V circuit performance will be curtailed or the part may be permanently damaged.
4
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
Electrical Characteristics VDD = 3V(1)
The following specifications apply for VDD = 3V, AV = 1, and 16Ω load unless otherwise specified. Limits apply to TA = 25°C.
LM4917
Units
(Limits)
Symbol
Parameter
Conditions
Typ(2)
Limit(3)(4)
IDD
Quiescent Power Supply Current
VIN = 0V, IO = 0A, both channels enabled
VIN = 0V, IO = 0A, one channel enabled
VSD_LC = VSD_RC = GND
11
9
20
mA (max)
mA
ISD
VOS
PO
Shutdown Current
Output Offset Voltage
Output Power
0.01
1
1
µA (max)
mV (max)
mW (min)
mW
RL = 32Ω
10
50
THD+N = 1% (max); f = 1kHz, RL = 16Ω
THD+N = 1% (max); f = 1kHz, RL = 32Ω
95
82
PO = 50mW, f = 1kHz, RL = 32Ω
(A-weighted) single channel
THD+N
PSRR
Total Harmonic Distortion + Noise
Power Supply Rejection Ratio
0.02
%
VRIPPLE = 200mV sine p-p,
f = 1kHz
f = 20kHz
70
55
dB
SNR
VIH
Signal-to-Noise Ratio
RL = 32Ω, POUT = 20mW, f = 1kHz
100
dB
VIH
=
Shutdown Input Voltage High
V (min)
0.7*CPVDD
VIL
0.3*CPVDD
=
VIL
Shutdown Input Voltage Low
V (max)
TWU
XTALK
IL
Wake Up Time From Shutdown
Crosstalk
339
µs (max)
dB
RL = 16Ω, PO = 1.6mW, f = 1kHz
70
Input Leakage Current
±0.1
nA
(1) All voltages are measured with respect to the GND pin unless otherwise specified.
(2) Typicals are measured at 25°C and represent the parametric norm.
(3) Limits are specifed to Texas Instruments' AOQL (Average Outgoing Quality Level).
(4) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
External Components Description
(See Figure 1)
Components
Functional Description
Inverting input resistance which sets the closed-loop gain in conjunction with Rf. This resistor also forms a high-pass
filter with Ci at fc = 1 / (2πRiCi).
1.
Ri
Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a high-pass filter
with Ri at fc = 1 / (2πRiCi). Refer to the section Proper Selection of External Components, for an explanation of
how to determine the value of Ci.
2.
Ci
3.
4.
5.
Rf
C1
C2
Feedback resistance which sets the closed-loop gain in conjunction with Ri.
Flying capacitor. Low ESR ceramic capacitor (≤100mΩ)
Output capacitor. Low ESR ceramic capacitor (≤100mΩ)
Tantalum capacitor. Supply bypass capacitor which provides power supply filtering. Refer to the POWER SUPPLY
BYPASSING section for information concerning proper placement and selection of the supply bypass capacitor.
6.
7.
C3
C4
Ceramic capacitor. Supply bypass capacitor which provides power supply filtering. Refer to the POWER SUPPLY
BYPASSING section for information concerning proper placement and selection of the supply bypass capacitor.
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
Typical Performance Characteristics
THD+N vs Frequency
VDD = 1.4V, RL = 32Ω, PO = 1mW
THD+N vs Frequency
VDD = 1.8V, RL = 16Ω, PO = 5mW
Figure 3.
Figure 4.
THD+N vs Frequency
VDD = 1.8V, RL = 32Ω, PO = 5mW
THD+N vs Frequency
VDD = 1.8V, RL = 32Ω, PO = 10mW
Figure 5.
Figure 6.
THD+N vs Frequency
VDD = 3.0V, RL = 16Ω, PO = 10mW
THD+N vs Frequency
VDD = 3.0V, RL = 16Ω, PO = 25mW
Figure 7.
Figure 8.
6
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
Typical Performance Characteristics (continued)
THD+N vs Frequency
VDD = 3.0V, RL = 16Ω, PO = 50mW
THD+N vs Frequency
VDD = 3.0V, RL = 32Ω, PO = 5mW
Figure 9.
Figure 10.
THD+N vs Frequency
VDD = 3.0V, RL = 32Ω, PO = 10mW
THD+N vs Frequency
VDD = 3.0V, RL = 32Ω, PO = 25mW
Figure 11.
Figure 12.
Gain Flatness vs Frequency
RIN = 20kΩ, CIN = 0.39µF
Output Power vs Supply Voltage
RL = 16Ω
Figure 13.
Figure 14.
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
Typical Performance Characteristics (continued)
Output Power vs Supply Voltage
RL = 32Ω
PSRR vs Frequency
VDD = 1.8V, RL = 16Ω
180
160
140
120
100
80
10% THD+N
1% THD+N
60
40
20
0
1.5
2.0
2.5
3.0
3.5
4.0
SUPPLY VOLTAGE (V)
Figure 15.
Figure 16.
PSRR vs Frequency
VDD = 1.8V, RL = 32Ω
PSRR vs Frequency
VDD = 3.0V, RL = 16Ω
Figure 17.
Figure 18.
PSRR vs Frequency
VDD = 3.0V, RL = 32Ω
THD+N vs Output Power
VDD = 1.4V, RL = 32Ω, f = 1kHz
Figure 19.
Figure 20.
8
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
Typical Performance Characteristics (continued)
THD+N vs Output Power
VDD = 1.8V, RL = 16Ω, f = 1kHz
THD+N vs Output Power
VDD = 1.8V, RL = 32Ω, f = 1kHz
Figure 21.
Figure 22.
THD+N vs Output Power
VDD = 3.0V, RL = 16Ω, f = 1kHz
THD+N vs Output Power
VDD = 3.0V, RL = 32Ω, f = 1kHz
Figure 23.
Figure 24.
Power Dissipation vs Output Power
Power Dissipation vs Output Power
VDD = 1.8V, RL = 16Ω
VDD = 1.8V, RL = 32Ω
Figure 25.
Figure 26.
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
Typical Performance Characteristics (continued)
Power Dissipation vs Output Power
Power Dissipation vs Output Power
VDD = 3V, RL = 16Ω
VDD = 3V, RL = 32Ω
Figure 27.
Figure 28.
Supply Current vs Supply Voltage
Figure 29.
10
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
APPLICATION INFORMATION
ELIMINATING THE OUTPUT COUPLING CAPACITOR
The LM4917 features a low noise inverting charge pump that generates an internal negative supply voltage. This
allows the outputs of the LM4917 to be biased about GND instead of a nominal DC voltage, like traditional
headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220µF)
are not necessary. The coupling capacitors are replaced by two, small ceramic charge pump capacitors, saving
board space and cost.
Eliminating the output coupling capacitors also improves low frequency response. The headphone impedance
and the output capacitor form a high pass filter that not only blocks the DC component of the output, but also
attenuates low frequencies, impacting the bass response. Because the LM4917 does not require the output
coupling capacitors, the low frequency response of the device is not degraded by external components.
In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the
available dynamic range of the LM4917 when compared to a traditional headphone amplifier operating from the
same supply voltage.
OUTPUT TRANSIENT ('CLICK AND POPS') ELIMINATED
The LM4917 contains advanced circuitry that virtually eliminates output transients ('clicks and pops'). This
circuitry prevents all traces of transients when the supply voltage is first applied or when the part resumes
operation after coming out of shutdown mode.
To ensure optimal click and pop performance under low gain configurations (less than 0dB), it is critical to
minimize the RC combination of the feedback resistor RF and stray input capacitance at the amplifier inputs. A
more reliable way to lower gain or reduce power delivered to the load is to place a current limiting resistor in
series with the load as explained in the Minimizing Output Noise / Reducing Output Power section.
AMPLIFIER CONFIGURATION EXPLANATION
As shown in Figure 2, the LM4917 has two operational amplifiers internally. The two amplifiers have externally
configurable gain, and the closed loop gain is set by selecting the ratio of Rf to Ri. Consequently, the gain for
each channel of the IC is
AV = -(Rf / Ri)
(1)
Since this an output ground-referenced amplifier, by driving the headphone through ROUT (Pin 11) and LOUT (Pin
8), the LM4917 does not require output coupling capacitors. The typical single-ended amplifier configuration
where one side of the load is connected to ground requires large, expensive output capacitors.
POWER DISSIPATION
Power dissipation is a major concern when using any power amplifier and must be thoroughly understood to
ensure a successful design. Equation 2 states the maximum power dissipation point for a single-ended amplifier
operating at a given supply voltage and driving a specified output load.
PDMAX = (VDD
)
2 / (2π2RL)
(2)
Since the LM4917 has two operational amplifiers in one package, the maximum internal power dissipation point
is twice that of the number which results from Equation 2. Even with the large internal power dissipation, the
LM4917 does not require heat sinking over a large range of ambient temperature. From Equation 2, assuming a
3V power supply and a 16Ω load, the maximum power dissipation point is 28mW per amplifier. Thus the
maximum package dissipation point is 56mW. The maximum power dissipation point obtained must not be
greater than the power dissipation that results from Equation 3:
PDMAX = (TJMAX - TA) / (θJA
)
(3)
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
For package TSSOP, θJA = 109°C/W. TJMAX = 150°C for the LM4917. Depending on the ambient temperature,
TA, of the system surroundings, Equation 3 can be used to find the maximum internal power dissipation
supported by the IC packaging. If the result of Equation 2 is greater than that of Equation 3, then either the
supply voltage must be decreased, the load impedance increased or TA reduced. For the typical application of a
3V power supply, with a 16Ω load, the maximum ambient temperature possible without violating the maximum
junction temperature is approximately 119.9°C provided that device operation is around the maximum power
dissipation point. Power dissipation is a function of output power and thus, if typical operation is not around the
maximum power dissipation point, the ambient temperature may be increased accordingly. Refer to the Typical
Performance Characteristics curves for power dissipation information for lower output powers.
POWER SUPPLY BYPASSING
As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply
rejection. Applications that employ a 3V power supply typically use a 4.7µF in parallel with a 0.1µF ceramic filter
capacitors to stabilize the power supply's output, reduce noise on the supply line, and improve the supply's
transient response. However, their presence does not eliminate the need for a local 0.1µF supply bypass
capacitor, CS, connected between the LM4917's supply pins and ground. Keep the length of leads and traces
that connect capacitors between the LM4917's power supply pin and ground as short as possible.
MICRO POWER SHUTDOWN
The voltage applied to the SD_LC (shutdown left channel) pin and the SD_RC (shutdown right channel) pin
controls the LM4917’s shutdown function. When active, the LM4917’s micropower shutdown feature turns off the
amplifiers’ bias circuitry, reducing the supply current. The trigger point is 0.3*CPVDD for a logic-low level, and 0.7
x CPVDD for logic-high level. The low 0.01µA(typ) shutdown current is achieved by appling a voltage that is as
near as ground a possible to the SD_LC/SD_RC pins. A voltage that is higher than ground may increase the
shutdown current.
There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw
switch, a microprocessor, or a microcontroller. When using a switch, connect an external 100kΩ pull-up resistor
between the SD_LC/SD_RC pins and VDD. Connect the switch between the SD_LC/SD_RC pins and ground.
Select normal amplifier operation by opening the switch. Closing the switch connects the SD_LC/SD_RC pins to
ground, activating micro-power shutdown. The switch and resistor ensure that the SD_LC/SD_RC pins will not
float. This prevents unwanted state changes. In a system with a microprocessor or microcontroller, use a digital
output to apply the control voltage to the SD_LC/SD_RC pins. Driving the SD_LC/SD_RC pins with active
circuitry eliminates the pull-up resistor.
SELECTING PROPER EXTERNAL COMPONENTS
Optimizing the LM4917's performance requires properly selecting external components. Though the LM4917
operates well when using external components with wide tolerances, best performance is achieved by optimizing
component values.
The LM4917 is unity-gain stable, giving a designer maximum design flexibility. The gain should be set to no more
than a given application requires. This allows the amplifier to achieve minimum THD+N and maximum signal-to-
noise ratio. These parameters are compromised as the closed-loop gain increases. However, low gain demands
input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources
such as audio CODECs have outputs of 1VRMS (2.83VP-P). Please refer to the AUDIO POWER AMPLIFIER
DESIGN section for more information on selecting the proper gain.
Charge Pump Capacitor Selection
Choose low ESR (<100mΩ) ceramic capacitors for optimum performance. Low ESR capacitors keep the charge
pump output impedance to a minimum, extending the headroom on the negative supply. Choose capacitors with
an X7R dielectric for best performance over temperature.
Charge pump load regulation and output resistance is affected by the value of the flying capacitor (C1). A larger
valued C1 improves load regulation and minimizes charge pump output resistance. The switch on-resistance and
capacitor ESR dominates the output resistance for capacitor values above 2.2µF.
The output ripple is affected by the value and ESR of the output capacitor (C2). Larger valued capacitors reduce
output ripple on the negative power supply. Lower ESR capacitors minimizes the output ripple and reduces the
output resistance of the charge pump.
12
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
Input Capacitor Value Selection
Amplifying the lowest audio frequencies requires high value input coupling capacitor (Ci in Figure 2). A high value
capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however,
the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below
150Hz. Applications using speakers with this limited frequency response reap little improvement by using high
value input and output capacitors.
Besides affecting system cost and size, Ci has an effect on the LM4917's click and pop performance. The
magnitude of the pop is directly proportional to the input capacitor's size. Thus, pops can be minimized by
selecting an input capacitor value that is no higher than necessary to meet the desired −3dB frequency.
As shown in Figure 2, the input resistor, Ri and the input capacitor, Ci, produce a -3dB high pass filter cutoff
frequency that is found using Equation (3).
fi-3dB = 1 / 2πRiCi
(4)
Also, careful consideration must be taken in selecting a certain type of capacitor to be used in the system.
Different types of capacitors (tantalum, electrolytic, ceramic) have unique performance characteristics and may
affect overall system performance.
AUDIO POWER AMPLIFIER DESIGN
Design a Dual 90mW/16Ω Audio Amplifier
Given:
Power Output
Load Impedance
Input Level
90mW
16Ω
1Vrms (max)
20kΩ
Input Impedance
Bandwidth
100Hz–20kHz ± 0.50dB
The design begins by specifying the minimum supply voltage necessary to obtain the specified output power.
One way to find the minimum supply voltage is to use the Output Power vs Supply Voltage curve in the Typical
Performance Characteristics section. Another way, using Equation 5, is to calculate the peak output voltage
necessary to achieve the desired output power for a given load impedance. For a single-ended application, the
result is Equation 5.
(5)
VDD ≥ [2VOPEAK + (VDOTOP + VDOBOT)]
(6)
The Output Power vs Supply Voltage graph for a 16Ω load indicates a minimum supply voltage of 3.1V. This is
easily met by the commonly used 3.3V supply voltage. The additional voltage creates the benefit of headroom,
allowing the LM4917 to produce peak output power in excess of 90mW without clipping or other audible
distortion. The choice of supply voltage must also not create a situation that violates maximum power dissipation
as explained above in the POWER DISSIPATION section. Remember that the maximum power dissipation point
from Equation 2 must be multiplied by two since there are two independent amplifiers inside the package. Once
the power dissipation equations have been addressed, the required gain can be determined from Equation 7.
(7)
Thus, a minimum gain of 1.2 allows the LM4917 to reach full output swing and maintain low noise and THD+N
perfromance. For this example, let AV = 1.5.
The amplifiers overall gain is set using the input (Ri ) and feedback (Rf ) resistors. With the desired input
impedance set at 20kΩ, the feedback resistor is found using Equation (7).
AV = Rf / Ri
where
•
The value of Rf is 30kΩ
(8)
13
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
The last step in this design is setting the amplifier's −3db frequency bandwidth. To achieve the desired ±0.25dB
pass band magnitude variation limit, the low frequency response must extend to at lease one−fifth the lower
bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The
gain variation for both response limits is 0.17dB, well within the ±0.25dB desired limit. The results are
fL = 100Hz / 5 = 20Hz
(9)
and
fH = 20kHz x 5 = 100kHz
(10)
As stated in the External Components Description section, both Ri in conjunction with Ci, and RL, create first
order highpass filters. Thus to obtain the desired low frequency response of 100Hz within ±0.5dB, both poles
must be taken into consideration. The combination of two single order filters at the same frequency forms a
second order response. This results in a signal which is down 0.34dB at five times away from the single order
filter −3dB point. Thus, a frequency of 20Hz is used in the following equations to ensure that the response is
better than 0.5dB down at 100Hz.
Ci ≥ 1 / (2π*20kΩ*20Hz) = 0.397µF; use 0.39µF
(11)
The high frequency pole is determined by the product of the desired high frequency pole, fH, and the closed-loop
gain, AV. With a closed-loop gain of 1.5 and fH = 100kHz, the resulting GBWP = 150kHz which is much smaller
than the LM4917's GBWP of 3MHz. This figure displays that if a designer has a need to design an amplifier with
a higher gain, the LM4917 can still be used without running into bandwidth limitations.
14
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
LM4917 TSSOP Demo Board Artwork
Top Overlay
Top Layer
Bottom Layer
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
LM4917 WSON Demo Board Artwork
Top Overlay
Top Layer
Bottom Layer
16
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
LM4917 Reference Design Boards
Bill Of Materials
Part Description
LM4917 Mono Reference Design Board
LM4917 Audio AMP
Qty
1
Ref Designator
1
U1
Cs
Tantalum Cap 1µF 16V 10
1
Ceramic Cap 0.39µF 50V Z50 20
Resistor 20kΩ 1/10W 5
2
Ci
4
Ri, Rf
Rpu
J1
Resistor 100kΩ 1/10W 5
1
Jumper Header Vertical Mount 2X1, 0.100
1
PCB Layout Guidelines
This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power
and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual
results will depend heavily on the final layout.
Avoiding Shorts on the Charge Pump Outputs
For the LM4917SD package, the exposed dap is connected to the substrate of the device. Because LM4917’s
charge pump is powered by both a negative and positive supply the exposed dap must be left floating. This will
avoid shorting the charge pump outputs.
Exposed DAP
Figure 30. Bottom View of LM4917SD Package
Minimization of THD
PCB trace impedance on the power, ground, and all output traces should be minimized to achieve optimal THD
performance. Therefore, use PCB traces that are as wide as possible for these connections. As the gain of the
amplifier is increased, the trace impedance will have an ever increasing adverse affect on THD performance. At
unity-gain (0dB) the parasitic trace impedance effect on THD performance is reduced but still a negative factor in
the THD performance of the LM4917 in a given application.
General Mixed Signal Layout Recommendation
Power and Ground Circuits
For two layer mixed signal design, it is important to isolate the digital power and ground trace paths from the
analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central
point rather than daisy chaining traces together in a serial manner) can greatly enhance low level signal
performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even
device. This technique will require a greater amount of design time, but will not increase the final price of the
board. The only extra parts required may be some jumpers.
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LM4917
LM4917
SNAS238G –AUGUST 2004–REVISED MAY 2013
www.ti.com
Single-Point Power / Ground Connections
The analog power traces should be connected to the digital traces through a single point (link). A "PI-filter" can
be helpful in minimizing high frequency noise coupling between the analog and digital sections. Further, place
digital and analog power traces over the corresponding digital and analog ground traces to minimize noise
coupling.
Placement of Digital and Analog Components
All digital components and high-speed digital signal traces should be located as far away as possible from analog
components and circuit traces.
Avoiding Typical Design / Layout Problems
Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB
layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90
degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise
coupling and cross talk.
18
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM4917
LM4917
www.ti.com
SNAS238G –AUGUST 2004–REVISED MAY 2013
REVISION HISTORY
Changes from Revision F (May 2013) to Revision G
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 18
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LM4917
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LM4917MT/NOPB
LM4917MTX/NOPB
LM4917SD/NOPB
ACTIVE
TSSOP
TSSOP
WSON
PW
14
14
14
94
RoHS & Green
SN
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 85
-40 to 85
-40 to 85
L4917
MT
ACTIVE
ACTIVE
PW
2500 RoHS & Green
1000 RoHS & Green
SN
SN
L4917
MT
NHK
L4917
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Jan-2022
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LM4917MTX/NOPB
LM4917SD/NOPB
TSSOP
WSON
PW
14
14
2500
1000
330.0
178.0
12.4
12.4
6.95
3.3
5.6
4.3
1.6
1.0
8.0
8.0
12.0
12.0
Q1
Q1
NHK
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Jan-2022
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LM4917MTX/NOPB
LM4917SD/NOPB
TSSOP
WSON
PW
14
14
2500
1000
367.0
208.0
367.0
191.0
35.0
35.0
NHK
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Jan-2022
TUBE
*All dimensions are nominal
Device
Package Name Package Type
PW TSSOP
Pins
SPQ
L (mm)
W (mm)
T (µm)
B (mm)
LM4917MT/NOPB
14
94
495
8
2514.6
4.06
Pack Materials-Page 3
MECHANICAL DATA
NHK0014A
SDA14A (Rev A)
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明