LM7121IM [TI]
175MHz 低功耗电压反馈放大器 | D | 8 | -40 to 85;
| 型号： | LM7121IM |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 175MHz 低功耗电压反馈放大器 | D | 8 | -40 to 85 放大器 PC 光电二极管 |
| 文件： | 总29页 (文件大小：1284K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Sample &
Buy
Support &
Community
Product
Folder
Tools &
Software
Technical
Documents
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
LM7121 235-MHz Tiny Low Power Voltage Feedback Amplifier
1 Features
3 Description
The LM7121 is a high performance operational
amplifier which addresses the increasing AC
performance needs of video and imaging
applications, and the size and power constraints of
portable applications.
1
•
•
•
•
(Typical Unless Otherwise Noted). VS = ±15 V
Easy to use Voltage Feedback Topology
Stable with Unlimited Capacitive Loads
Tiny SOT23-5 Package — Typical Circuit Layout
Takes Half the Space Of SO-8 Designs
The LM7121 can operate over a wide dynamic range
of supply voltages, from 5 V (single supply) up to
±15V (see Application and Implementation for more
details). It offers an excellent speed-power product
delivering 1300 V/μs and 235 MHz Bandwidth (−3 dB,
AV = +1). Another key feature of this operational
amplifier is stability while driving unlimited capacitive
loads.
•
•
•
•
Unity Gain Frequency: 175 MHz
Bandwidth (−3 dB, AV = +1, RL = 100Ω): 235 MHz
Slew Rate: 1300V/μs
Supply Voltages:
–
–
SO-8: 5 V to ±15 V
SOT23-5: 5 V to ±5 V
Due to its tiny SOT23-5 package, the LM7121 is ideal
for designs where space and weight are the critical
parameters. The benefits of the tiny package are
evident in small portable electronic devices, such as
cameras, and PC video cards. Tiny amplifiers are so
small that they can be placed anywhere on a board
close to the signal source or near the input to an A/D
converter.
•
•
Characterized for: +5 V, ±5 V, ±15 V
Low Supply Current: 5.3 mA
2 Applications
•
•
•
•
•
•
Scanners, Color Fax, Digital Copiers
PC Video Cards
Cable Drivers
Device Information(1)
Digital Cameras
PART NUMBER
PACKAGE
SOT-23 (5)
SOIC (8)
BODY SIZE (NOM)
2.921 mm × 1.651 mm
4.902 mm × 3.912 mm
ADC/DAC Buffers
Set-top Boxes
LM7121
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Unity Gain Frequency vs. Supply Voltage
Typical Circuit for AV = +1 Operation
(VS= 6 V)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Table of Contents
6.8 ±5V AC Electrical Characteristics ............................. 7
6.9 +5V DC Electrical Characteristics............................. 8
6.10 +5V AC Electrical Characteristics ........................... 8
6.11 Typical Characteristics............................................ 9
Application and Implementation ........................ 21
7.1 Application Information............................................ 21
7.2 Typical Applications ................................................ 22
Device and Documentation Support.................. 26
8.1 Trademarks............................................................. 26
8.2 Electrostatic Discharge Caution.............................. 26
8.3 Glossary.................................................................. 26
1
2
3
4
5
6
Features.................................................................. 1
Applications ........................................................... 1
Description ............................................................. 1
Revision History..................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 Handling Ratings....................................................... 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 4
6.5 ±15V DC Electrical Characteristics........................... 5
6.6 ±15V AC Electrical Characteristics ........................... 6
6.7 ±5V DC Electrical Characteristics............................. 6
7
8
9
Mechanical, Packaging, and Orderable
Information ........................................................... 26
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (August 1999) to Revision A
Page
•
Added, updated, or renamed the following sections: Device Information Table, Pin Configuration and Functions,
Application and Implementation; Power Supply Recommendations ; Layout; Device and Documentation Support;
Mechanical, Packaging, and Ordering Information................................................................................................................. 1
•
Deleted TJ = 25°C from Electrical Characteristics tables ....................................................................................................... 5
2
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
5 Pin Configuration and Functions
Package DBV
5-Pin
Top View
Package D0008A
8-Pin
Top View
Pin Functions
PIN
NUMBER
D0008A
I/O
DESCRIPTION
NAME
-IN
DBV
4
2
3
I
I
Inverting input
Non-inverting input
No connection
Output
+IN
3
N/C
OUTPUT
V-
––
1
5, 8
6
––
O
I
2
4
Negative supply
Positive supply
V+
5
7
I
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
(1)
MIN
MAX
UNIT
V
(2)
Differential Input Voltage
±2
Voltage at Input/Output Pins
(V+)−1.4,
(V−)+1.4
V
Supply Voltage (V+–V−)
36
Continuous
260
V
(3)
Output Short Circuit to Ground
Lead Temperature (soldering, 10 sec)
Junction Temperature(4)
°C
150
˚C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature of 150°C.
(3) The maximum power dissipation is a function of TJ(max), RθJA, and TA. The maximum allowable power dissipation at any ambient
temperature is PD = (TJ(max)–TA)/RθJA. All numbers apply for packages soldered directly into a PC board.
(4) Typical Values represent the most likely parametric norm.
6.2 Handling Ratings
MIN
MAX
+150
2000
UNIT
Tstg
Storage temperature range
Electrostatic discharge
−65
°C
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all
pins(1)
V(ESD)
V
(1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process. Human body
model, 1.5 k in series with 100 pF.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
UNIT
Operating Temperature Range
-40
85
°C
6.4 Thermal Information
THERMAL METRIC(1)
D0008A (8)
DBV (5)
325
UNIT
RθJA
Junction-to-ambient thermal resistance
165
°C/W
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
4
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
6.5 ±15V DC Electrical Characteristics
Unless otherwise specified, all limits ensured for V+ = +15V, V− = −15V, VCM = VO = 0 V and RL > 1 MΩ. Boldface limits apply
at the temperature extremes.
LM7121I
PARAMETER
Input Offset Voltage
TEST CONDITIONS
TYP(1)
0.9
UNIT
LIMIT(2)
8
15
mV
max
VOS
IB
9.5
12
µA
max
Input Bias Current
Input Offset Current
5.2
4.3
7
µA
max
IOS
0.04
Common Mode
10
3.4
2.3
MΩ
MΩ
pF
RIN
Input Resistance
Differential Mode
Common Mode
CIN
Input Capacitance
73
70
dB
min
CMRR
Common Mode Rejection Ratio
−10V ≤ VCM ≤ 10V
10V ≤ V+ ≤ 15 V
−15V ≤ V− ≤ −10V
93
86
81
70
68
dB
min
+PSRR
Positive Power Supply Rejection Ratio
Negative Power Supply Rejection Ratio
68
65
dB
min
−PSRR
13
11
V min
VCM
AV
Input Common-Mode Voltage Range
Large Signal Voltage Gain
CMRR ≥ 70 dB
−13
−11
V max
65
57
dB
min
RL = 2 kΩ , VO = 20 VPP
72
13.4
−13.4
10.2
−7.0
71
11.1
10.8
V
min
RL = 2 kΩ
−11.2
−11.0
V
max
VO
Output Swing
7.75
7.0
V
min
RL = 150 Ω
−5.0
−4.8
V
max
54
44
mA
min
Sourcing
Sinking
ISC
Output Short Circuit Current
Supply Current
39
34
mA
min
52
6.6
7.5
mA
max
IS
5.3
(1) Typical Values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
6.6 ±15V AC Electrical Characteristics
Unless otherwise specified, all limits ensured for V+ = 15V, V− = −15V, VCM = VO = 0 V and RL > 1 MΩ. Boldface limits apply
at the temperature extremes.
PARAMETER
TEST CONDITIONS
TYP(1)
LM7121I
LIMIT(2)
UNIT
SR
Slew Rate(3)
AV = +2, RL = 1 kΩ, VO = 20 VPP
RL = 1 kΩ
1300
175
63
V/µs
MHz
Deg
GBW
Øm
Unity Gain-Bandwidth
Phase Margin
RL = 100 Ω, AV = +1
RL = 100 Ω, AV = +2
10 VPP Step, to 0.1%, RL = 500 Ω
AV = +2, RL = 100 Ω, VO = 0.4 VPP
AV = +2, RL = 150 Ω
AV = +2, RL = 150 Ω
f = 10 kHz
235
50
f (−3 dB)
Bandwidth(4)(5)
MHz
ts
Settling Time
Rise and Fall Time(5)
74
ns
ns
tr, tf
AD
ØD
en
in
5.3
Differential Gain
0.3%
0.65
17
Differential Phase
Deg
Input-Referred Voltage Noise
Input-Referred Current Noise
nV / √HZ
pA / √HZ
f = 10 kHz
1.9
2 VPP Output, RL = 150 Ω,
0.065%
AV = +2, f = 1 MHz
T.H.D.
Total Harmonic Distortion
2 VPP Output, RL = 150 Ω,
0.52%
AV = +2, f = 5 MHz
(1) Typical Values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
(3) Slew rate is the average of the rising and falling slew rates.
(4) Unity gain operation for ±5 V and ±15 V supplies is with a feedback network of 510 Ω and 3 pF in parallel (see Application and
Implementation). For +5V single supply operation, feedback is a direct short from the output to the inverting input.
(5) AV = +2 operation with 2 kΩ resistors and 2 pF capacitor from summing node to ground.
6.7 ±5V DC Electrical Characteristics
Unless otherwise specified, all limits ensured for V+ = 5V, V− = −5V, VCM = VO = 0 V and RL > 1 MΩ. Boldface limits apply at
the temperature extremes.
LM7121I
PARAMETER
Input Offset Voltage
TEST CONDITIONS
TYP(1)
1.6
UNIT
LIMIT(2)
8
15
mV
max
VOS
IB
9.5
12
µA
max
Input Bias Current
Input Offset Current
5.5
4.3
7.0
µA
max
IOS
0.07
Common Mode
6.8
3.4
2.3
MΩ
MΩ
pF
RIN
Input Resistance
Differential Mode
Common Mode
CIN
Input Capacitance
65
60
dB
min
CMRR
Common Mode Rejection Ratio
−2V ≤ VCM ≤ 2V
3V ≤ V+ ≤ 5V
75
89
78
65
60
dB
min
+PSRR
Positive Power Supply Rejection Ratio
Negative Power Supply Rejection Ratio
65
60
dB
min
−PSRR
−5V ≤ V− ≤ −3V
(1) Typical Values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
6
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
±5V DC Electrical Characteristics (continued)
Unless otherwise specified, all limits ensured for V+ = 5V, V− = −5V, VCM = VO = 0 V and RL > 1 MΩ. Boldface limits apply at
the temperature extremes.
LM7121I
PARAMETER
Input Common Mode Voltage Range
Large Signal Voltage Gain
TEST CONDITIONS
TYP(1)
3
UNIT
LIMIT(2)
V
min
2.5
VCM
CMRR ≥ 60 dB
V
max
−3
−2.5
60
58
dB
min
AV
RL = 2 kΩ, VO = 3 VPP
66
3.0
2.75
V
min
3.62
−3.62
3.1
RL = 2 kΩ
−3.0
−2.70
V
max
VO
Output Swing
2.5
2.3
V
min
RL = 150 Ω
−2.15
−2.00
V
max
−2.8
53
38
33
mA
min
Sourcing
Sinking
ISC
Output Short Circuit Current
Supply Current
21
19
mA
min
29
6.4
7.2
mA
max
IS
5.1
6.8 ±5V AC Electrical Characteristics
Unless otherwise specified, all limits ensured for V+ = 5V, V− = −5V, VCM = VO = 0 V and RL > 1 MΩ. Boldface limits apply at
the temperature extremes.
LM7121I
PARAMETER
TEST CONDITIONS
TYP(1)
UNIT
LIMIT(2)
SR
Slew Rate(3)
AV = +2, RL = 1 kΩ, VO = 6 VPP
RL = 1 kΩ
520
105
74
V/µs
MHz
Deg
MHz
MHz
ns
GBW
Øm
Unity Gain-Bandwidth
Phase Margin
RL = 1 kΩ
RL = 100 Ω, AV = +1
RL = 100 Ω, AV = +2
5 VPP Step, to 0.1%, RL = 500 Ω
AV = +2, RL = 100 Ω, VO = 0.4 VPP
AV = +2, RL = 150 Ω
AV = +2, RL = 150 Ω
f = 10 kHz
160
50
f (−3 dB)
Bandwidth(4)(5)
ts
Settling Time
Rise and Fall Time(5)
65
tr, tf
AD
ØD
en
in
5.8
0.3%
0.65
17
ns
Differential Gain
Differential Phase
Deg
Input-Referred Voltage Noise
Input-Referred Current Noise
nV / √Hz
pA / √Hz
f = 10 kHz
2
2 VPP Output, RL = 150 Ω,
AV = +2, f = 1 MHz
0.1%
0.6
T.H.D.
Total Harmonic Distortion
2 VPP Output, RL = 150 Ω,
AV = +2, f = 5 MHz
(1) Typical Values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
(3) Slew rate is the average of the rising and falling slew rates.
(4) Unity gain operation for ±5 V and ±15 V supplies is with a feedback network of 510 Ω and 3 pF in parallel (see Application and
Implementation). For +5V single supply operation, feedback is a direct short from the output to the inverting input.
(5) AV = +2 operation with 2 kΩ resistors and 2 pF capacitor from summing node to ground.
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
6.9 +5V DC Electrical Characteristics
Unless otherwise specified, all limits ensured for V+ = +5V, V− = 0 V, VCM = VO = V+/2 and RL > 1 MΩ. Boldface limits apply
at the temperature extremes.
LM7121I
PARAMETER
TEST CONDITIONS
TYP(1)
UNIT
LIMIT(2)
VOS
IB
Input Offset Voltage
2.4
4
mV
µA
Input Bias Current
Input Offset Current
IOS
RIN
0.04
2.6
3.4
2.3
65
µA
Common Mode
M
Input Resistance
Differential Mode
Common Mode
2V ≤ VCM ≤ 3V
4.6V ≤ V+ ≤ 5V
0V ≤ V− ≤ 0.4V
M
CIN
Input Capacitance
pF
CMRR
+PSRR
−PSRR
Common Mode Rejection Ratio
Positive Power Supply Rejection Ratio
Negative Power Supply Rejection Ratio
dB
85
dB
61
dB
3.5
1.5
64
V min
V max
dB
VCM
AV
Input Common-Mode Voltage Range
Large Signal Voltage Gain
CMRR 45 dB
RL = 2 kΩ to V+/2
RL = 2 kΩ to V+/2, High
RL = 2 kΩ to V+/2, Low
RL = 150 Ω to V+/2, High
RL = 150 Ω to V+/2, Low
Sourcing
3.7
1.3
3.48
1.59
33
VO
Output Swing
V
ISC
Output Short Circuit Current
Supply Current
mA
mA
mA
Sinking
20
IS
4.8
(1) Typical Values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
6.10 +5V AC Electrical Characteristics
Unless otherwise specified, all limits ensured for V+ = +5V, V− = 0 V, VCM = VO = V+/2 and RL > 1 MΩ. Boldface limits apply
at the temperature extremes.
PARAMETER
TEST CONDITIONS
TYP(1)
LM7121I
LIMIT(2)
UNIT
AV = +2, RL = 1 kΩ to V+/2,
VO = 1.8 VPP
SR
Slew Rate(3)
145
V/µs
GBW
Øm
Unity Gain-Bandwidth
Phase Margin
RL = 1k to V+/2
RL = 1k to V+/2
80
70
MHz
Deg
RL = 100 Ω to V+/2, AV = +1
RL = 100 Ω to V+/2, AV = +2
AV = +2, RL = 100 Ω , VO = 0.2 VPP
200
45
f (−3 dB)
Bandwidth(4)(5)
MHz
ns
tr, tf
Rise and Fall Time(5)
8
0.6 VPP Output, RL = 150 Ω,
AV = +2, f = 1 MHz
0.067%
0.33%
T.H.D.
Total Harmonic Distortion
0.6 VPP Output, RL = 150 Ω,
AV = +2, f = 5 MHz
(1) Typical Values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
(3) Slew rate is the average of the rising and falling slew rates.
(4) Unity gain operation for ±5 V and ±15 V supplies is with a feedback network of 510 Ω and 3 pF in parallel (see Application and
Implementation). For +5V single supply operation, feedback is a direct short from the output to the inverting input.
(5) AV = +2 operation with 2 kΩ resistors and 2 pF capacitor from summing node to ground.
8
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
6.11 Typical Characteristics
Figure 1. Supply Current vs. Supply Voltage
Figure 2. Supply Current vs. Temperature
Figure 3. Input Offset Voltage vs. Temperature
Figure 4. Input Bias Current vs Temperature
Figure 5. Input Offset Voltage vs. Common Mode Voltage
at VS = ±15 V
Figure 6. Input Offset Voltage vs. Common Mode Voltage
at VS = ±5 V
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Typical Characteristics (continued)
Figure 8. Short Circuit Current vs Temperature (Sinking)
Figure 7. Short Circuit Current vs. Temperature (Sourcing)
Figure 10. Output Voltage vs Output Current
(ISOURCE, VS = ±15 V)
Figure 9. Output Voltage vs Output Current
(ISINK, VS = ±15 V)
Figure 12. Output Voltage vs Output Current
(ISINK, VS = ±5 V)
Figure 11. Output Voltage vs Output Current
(ISOURCE, VS = ±5 V)
10
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
Typical Characteristics (continued)
Figure 14. Output Voltage vs Output Current
(ISINK, VS = +5 V)
Figure 13. Output Voltage vs. Output Current
(ISOURCE, VS = +5 V)
Figure 16. PSRR vs. Frequency
Figure 15. CMRR vs. Frequency
Figure 18. Open Loop Frequency Response
Figure 17. PSRR vs. Frequency
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Typical Characteristics (continued)
Figure 19. Open Loop Frequency Response
Figure 20. Open Loop Frequency Response
Figure 21. Unity Gain Frequency vs. Supply Voltage
Figure 22. GBWP at 10 MHz vs. Supply Voltage
Figure 24. Large Signal Voltage Gain vs. Load, VS = ±5 V
Figure 23. Large Signal Voltage Gain vs. Load, VS = ±15 V
12
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
Typical Characteristics (continued)
Figure 25. Input Voltage Noise vs. Frequency
Figure 26. Input Current Noise vs. Frequency
Figure 27. Input Voltage Noise vs. Frequency
Figure 28. Input Current Noise vs. Frequency
Figure 30. Slew Rate vs. Input Voltage
Figure 29. Slew Rate vs. Supply Voltage
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Typical Characteristics (continued)
Figure 31. Slew Rate vs. Input Voltage
Figure 32. Slew Rate vs. Load Capacitance
Figure 33. Large Signal Pulse Response,
AV = -1 VS = ±15 V
Figure 34. Large Signal Pulse Response,
AV = -1, VS = ±5V
Figure 36. Large Signal Pulse Response,
AV = +1, VS = ±15 V
Figure 35. Large Signal Pulse Response,
AV = -1, VS = +5 V
14
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
Typical Characteristics (continued)
Figure 38. Large Signal Pulse Response,
AV = +1, VS = +5 V
Figure 37. Large Signal Pulse Response,
AV = +1, VS = ±5 V
Figure 39. Large Signal Pulse Response,
AV = +2, VS = ±15 V
Figure 40. Large Signal Pulse Response,
AV= +2, VS = ±5 V
Figure 42. Small Signal Pulse Response,
Figure 41. Large Signal Pulse Response,
AV = +2, VS = +5 V
AV = -1, VS = ±15 V, RL = 100 Ω
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Typical Characteristics (continued)
Figure 43. Small Signal Pulse Response,
Figure 44. Small Signal Pulse Response,
AV = - 1, VS = ±5 V, RL= 100 Ω
AV = -1, VS = +5 V, RL = 100 Ω
Figure 45. Small Signal Pulse Response,
Figure 46. Small Signal Pulse Response,
A V = +1, VS = ±15 V, RL = 100 Ω
A V = +1, V S = ±5 V, RL = 100 Ω
Figure 47. Small Signal Pulse Response,
Figure 48. Small Signal Pulse Response,
AV = +1, VS = +5 V, RL = 100 Ω
AV = +2, VS = ±15 V, RL = 100 Ω
16
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
Typical Characteristics (continued)
Figure 50. Small Signal Pulse Response,
Figure 49. Small Signal Pulse Response,
AV = +2, VS = +5 V, RL = 100 Ω
AV = +2, VS = ±5 V, RL = 100 Ω
Figure 51. Closed Loop Frequency Response vs.
Temperature,
Figure 52. Closed Loop Frequency Response
vs. Temperature
VS = ±15 V, AV = +1, RL = 100 Ω
VS = ±5 V, AV = +1, RL = 100 Ω
Figure 53. Closed Loop Frequency Response
vs. Temperature,
Figure 54. Closed Loop Frequency Response
vs. Temperature,
VS = +5 V, AV = +1, RL= 100 Ω
VS = ±15 V, AV = +2, RL= 100 Ω
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Typical Characteristics (continued)
Figure 55. Closed Loop Frequncy Response
vs. Temperature,
Figure 56. Closed Loop Frequency Response
vs. Temperature,
VS = ±5 V, AV = +2 , RL = 100 Ω
VS = +5 V, AV = +2, RL = 100 Ω
Figure 57. Closed Loop Frequency Response
vs. Capacitance Load
Figure 58. Closed Loop Frequency Response
vs. Capacitive Load
(AV = +1, VS = ±15 V)
(AV = +1, VS = ±5 V)
Figure 59. Closed Loop Frequency Response
vs. Capacitive Load
Figure 60. Closed Loop Frequency Response
vs. Capacitive Load
(AV = +2, VS = ±15 V)
(AV = +2, VS = ±5 V)
18
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
Typical Characteristics (continued)
Figure 61. Total Harmonic Distortion vs. Frequency
Figure 62. Total Harmonic Distortion vs. Frequency
Figure 64. Total Harmonic Distortion vs. Frequency
Figure 66. Undistorted Output Swing vs. Frequency
Figure 63. Total Harmonic Distortion vs. Frequency
Figure 65. Undistorted Output Swing vs. Frequency
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Typical Characteristics (continued)
Figure 67. Undistorted Output Swing vs. Frequency
Figure 68. Total Power Dissipation vs. Ambient Temperature
20
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
7 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
7.1 Application Information
Table 1 depicts the maximum operating supply voltage for each package type
Table 1. Maximum Supply Voltage Values
SOT-23
SO-8
30 V
Single Supply
Dual Supplies
10 V
±5 V
±15 V
Stable unity gain operation is possible with supply voltage of 5 V for all capacitive loads. This allows the
possibility of using the device in portable applications with low supply voltages with minimum components around
it.
Above a supply voltage of 6 V (±3 V Dual supplies), an additional resistor and capacitor (shown in Figure 69)
should be placed in the feedback path to achieve stability at unity gain over the full temperature range.
The package power dissipation should be taken into account when operating at high ambient temperatures
and/or high power dissipative conditions. Refer to the power derating curves in the data sheet for each type of
package.
In determining maximum operable temperature of the device, make sure the total power dissipation of the device
is considered; this includes the power dissipated in the device with a load connected to the output as well as the
nominal dissipation of the op amp.
The device is capable of tolerating momentary short circuits from its output to ground but prolonged operation in
this mode will damage the device, if the maximum allowed junction temperation is exceeded.
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
7.2 Typical Applications
Figure 69. Typical Circuit for AV = +1 Operation (VS = 6 V)
Figure 70. Simple Circuit to Improve Linearity and Output Drive Current
Figure 71. AV = -1
CC = 2 pF for RL = 100 Ω
CC = Open for RL = Open
Figure 72. AV = +2
22
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
Typical Applications (continued)
Figure 73. AV = +2, Capacitive Load
RF = 0 Ω, CC = Open for VS < 6 V
RF = 510 Ω, CC = 3 pF for VS ≥ 6 V
Figure 74. AV = +1
RF = 0 Ω, CC = Open for VS < 6 V
RF = 510 Ω, CC = 3 pF for VS ≥ 6 V
Figure 75. AV = +1. VS = +5 V, Single Supply Operation
7.2.1 Design Requirements
7.2.1.1 Current Boost Circuit
The circuit in Figure 70 can be used to achieve good linearity along with high output current capability.
By proper choice of R3, the LM7121 output can be set to supply a minimal amount of current, thereby improving
its output linearity.
R3 can be adjusted to allow for different loads:
R3 = 0.1 RL
(1)
Figure 70 has been set for a load of 100 Ω. Reasonable speeds (< 30 ns rise and fall times) can be expected up
to 120 mApp of load current (see Figure 77 for step response across the load).
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
Typical Applications (continued)
7.2.2 Detailed Design Procedure
It is very important to keep the lead lengths to a minimum and to provide a low impedance current path by using
a ground-plane on the board.
CAUTION
If RL is removed, the current balance at the output of LM7121 would be disturbed and
it would have to supply the full amount of load current. This might damage the part if
power dissipation limit is exceeded.
7.2.2.1 Color Video on Twisted Pairs Using Single Supply
The circuit shown in Figure 76 can be used to drive in excess of 25 meters length of twisted pair cable with no
loss of resolution or picture definition when driving a NTSC monitor at the load end.
Pin numbers shown are for SO-8 package.
* Input termination of NTSC monitor.
Figure 76. Single Supply Differential Twister Pair Cable Transmitter/Receiver,
8.5 V ≤ VCC ≤ 30 V
24
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
LM7121
www.ti.com
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
Typical Applications (continued)
Differential Gain and Differential Phase errors measured at the load are less than 1% and 1˚ respectively
RG and CC can be adjusted for various cable lengths to compensate for the line losses and for proper response
at the output. Values shown correspond to a twisted pair cable length of 25 meters with about 3 turns/inch (see
Figure 78 for step response).
The supply voltage can vary from 8.5 V up to 30 V with the output rise and fall times under 12 ns. With the
component values shown, the overall gain from the input to the output is about 1.
Even though the transmission line is not terminated in its nominal characteristic impedance of about 600 Ω, the
resulting reflection at the load is only about 5% of the total signal and in most cases can be neglected. Using 75
termination instead, has the advantage of operating at a low impedance and results in a higher realizable
bandwidth and signal fidelity.
7.2.3 Application Performance Plots
Figure 78. Step Response to a 1 VPP Input Signal
Measured across the 75-Ω Load
Figure 77. Waveform across a 100-Ω Load
Copyright © 1999–2014, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: LM7121
LM7121
SNOS750A –AUGUST 1999–REVISED OCTOBER 2014
www.ti.com
8 Device and Documentation Support
8.1 Trademarks
All trademarks are the property of their respective owners.
8.2 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
8.3 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
9 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
26
Submit Documentation Feedback
Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM7121
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LM7121IM
LM7121IM/NOPB
LM7121IM5
NRND
SOIC
SOIC
D
D
8
8
5
95
Non-RoHS
& Green
Call TI
Level-1-235C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 85
-40 to 85
-40 to 85
LM71
21IM
ACTIVE
NRND
95
RoHS & Green
SN
LM71
21IM
SOT-23
DBV
1000
Non-RoHS
& Green
Call TI
A03A
LM7121IM5/NOPB
LM7121IM5X/NOPB
LM7121IMX/NOPB
ACTIVE
ACTIVE
ACTIVE
SOT-23
SOT-23
SOIC
DBV
DBV
D
5
5
8
1000 RoHS & Green
3000 RoHS & Green
2500 RoHS & Green
SN
SN
SN
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 85
-40 to 85
-40 to 85
A03A
A03A
LM71
21IM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated
相关型号：
LM7121IM5/NOPB
IC OP-AMP, 15000 uV OFFSET-MAX, 105 MHz BAND WIDTH, PDSO5, PLASTIC, SOT-23, 5 PIN, Operational Amplifier
NSC
LM7121IM5X/NOPB
IC OP-AMP, 15000 uV OFFSET-MAX, 105 MHz BAND WIDTH, PDSO5, PLASTIC, SOT-23, 5 PIN, Operational Amplifier
NSC
©2020 ICPDF网 联系我们和版权申明