LMC6081AIM [TI]
精密 CMOS 单路运算放大器 | D | 8 | -40 to 85;
| 型号： | LMC6081AIM |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 精密 CMOS 单路运算放大器 | D | 8 | -40 to 85 放大器 光电二极管 运算放大器 |
| 文件： | 总24页 (文件大小：1348K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LMC6081
www.ti.com
SNOS649C –AUGUST 2000–REVISED MARCH 2013
LMC6081 Precision CMOS Single Operational Amplifier
Check for Samples: LMC6081
1
FEATURES
DESCRIPTION
The LMC6081 is a precision low offset voltage
operational amplifier, capable of single supply
operation. Performance characteristics include ultra
low input bias current, high voltage gain, rail-to-rail
output swing, and an input common mode voltage
range that includes ground. These features, plus its
low offset voltage, make the LMC6081 ideally suited
for precision circuit applications.
2
•
•
•
•
•
(Typical unless otherwise stated)
Low offset voltage: 150 μV
Operates from 4.5V to 15V single supply
Ultra low input bias current: 10 fA
Output swing to within 20 mV of supply rail,
100k load
Input common-mode range includes V−
•
•
•
Other applications using the LMC6081 include
precision full-wave rectifiers, integrators, references,
and sample-and-hold circuits.
High voltage gain: 130 dB
Improved latchup immunity
This device is built with TI's advanced Double-Poly
Silicon-Gate CMOS process.
APPLICATIONS
•
•
•
•
•
•
Instrumentation amplifier
For designs with more critical power demands, see
the LMC6061 precision micropower operational
amplifier.
Photodiode and infrared detector preamplifier
Transducer amplifiers
Medical instrumentation
For a dual or quad operational amplifier with similar
features, see the LMC6082 or LMC6084 respectively.
D/A converter
Charge amplifier for piezoelectric transducers
Connection Diagram
8-Pin PDIP/SOIC Package - Top View
Low-Leakage Sample and Hold
Figure 1. See Package Number P0008E/D0008A
Figure 2.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2000–2013, Texas Instruments Incorporated
LMC6081
SNOS649C –AUGUST 2000–REVISED MARCH 2013
www.ti.com
(1)
Absolute Maximum Ratings
Differential Input Voltage
±Supply Voltage
(V+) +0.3V,
Voltage at Input/Output Pin
(V−) −0.3V
Supply Voltage (V+ − V−)
Output Short Circuit to V+
Output Short Circuit to V−
Lead Temperature
16V
(2)
(3)
(Soldering, 10 Sec.)
260°C
−65°C to +150°C
150°C
Storage Temp. Range
Junction Temperature
(4)
ESD Tolerance
2 kV
Current at Input Pin
±10 mA
Current at Output Pin
Current at Power Supply Pin
Power Dissipation
±30 mA
40 mA
(5)
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test
conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
(2) Do not connect output to V+, when V+ is greater than 13V or reliability will be adversely affected.
(3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely
affect reliability.
(4) Human body model, 1.5 kΩ in series with 100 pF.
(5) The maximum power dissipation is a function of TJ(Max), θJA, and TA. The maximum allowable power dissipation at any ambient
temperature is PD = (TJ(Max) − TA) /θJA
.
(1)
Operating Ratings
Temperature Range
LMC6081AM
−55°C ≤ TJ ≤ +125°C
−40°C ≤ TJ ≤ +85°C
4.5V ≤ V+ ≤ 15.5V
LMC6081AI, LMC6081I
Supply Voltage
(2)
Thermal Resistance (θJA),
8-Pin PDIP
8-Pin SOIC
115°C/W
193°C/W
(3)
Power Dissipation
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test
conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
(2) All numbers apply for packages soldered directly into a PC board.
(3) For operating at elevated temperatures the device must be derated based on the thermal resistance θJA with PD = (TJ − TA)/θJA
.
2
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6081
LMC6081
www.ti.com
SNOS649C –AUGUST 2000–REVISED MARCH 2013
DC Electrical Characteristics
Unless otherwise specified, all limits ensured for TJ = 25°C. Boldface limits apply at the temperature extremes. V+ = 5V, V− =
0V, VCM = 1.5V, VO = 2.5V and RL > 1M unless otherwise specified.
LMC6081AM
Limit(2)
LMC6081AI
Limit(2)
LMC6081I Units
Limit(2)
Symbol
Parameter
Conditions
Typ(1)
VOS
Input Offset Voltage
150
350
350
800
μV
1000
800
1300
Max
TCVOS
Input Offset Voltage
Average Drift
1.0
μV/°C
IB
Input Bias Current
0.010
0.005
pA
Max
pA
100
100
4
2
4
2
IOS
Input Offset Current
Input Resistance
Max
Tera Ω
dB
RIN
>10
85
CMRR
Rejection Ratio Common
Mode
0V ≤ VCM ≤ 12.0V
75
72
75
72
66
63
V+ = 15V
Min
dB
+PSRR
−PSRR
VCM
Positive Power Supply
Rejection Ratio
5V ≤ V+ ≤ 15V
VO = 2.5V
85
94
75
75
66
72
72
63
Min
dB
Negative Power Supply
Rejection Ratio
0V ≤ V− ≤ −10V
84
84
74
81
81
71
Min
V
Voltage Range
Input Common-Mode
V+ = 5V and 15V for CMRR
≥ 60 dB
−0.4
V+ − 1.9
1400
350
−0.1
0
−0.1
0
−0.1
0
Max
V
V+ − 2.3
V+ − 2.6
400
300
180
70
V+ − 2.3
V+ − 2.5
400
300
180
100
400
150
100
50
V+ − 2.3
V+ − 2.5
300
200
90
Min
V/mV
Min
V/mV
Min
V/mV
Min
V/mV
Min
(3)
AV
Large Signal
Voltage Gain
RL = 2 kΩ
RL = 600Ω
Sourcing
Sinking
60
(3)
Sourcing
Sinking
1200
150
400
150
100
35
200
80
70
35
(1) Typical values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
(3) V+ = 15V, VCM = 7.5V and RL connected to 7.5V. For Sourcing tests, 7.5V ≤ VO ≤ 11.5V. For Sinking tests, 2.5V ≤ VO ≤ 7.5V.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LMC6081
LMC6081
SNOS649C –AUGUST 2000–REVISED MARCH 2013
www.ti.com
DC Electrical Characteristics (continued)
Unless otherwise specified, all limits ensured for TJ = 25°C. Boldface limits apply at the temperature extremes. V+ = 5V, V− =
0V, VCM = 1.5V, VO = 2.5V and RL > 1M unless otherwise specified.
LMC6081AM
Limit(2)
LMC6081AI
Limit(2)
LMC6081I Units
Limit(2)
Symbol
VO
Parameter
Output Swing
Conditions
Typ(1)
V+ = 5V
4.87
4.80
4.70
0.13
0.19
4.50
4.24
0.40
0.63
14.50
14.30
0.35
0.48
13.35
12.80
1.16
1.42
16
4.80
4.73
0.13
0.17
4.50
4.31
0.40
0.50
14.50
14.34
0.35
0.45
13.35
12.86
1.16
1.32
16
4.75
4.67
0.20
0.24
4.40
4.21
0.50
0.63
14.37
14.25
0.44
0.56
12.92
12.44
1.33
1.58
13
V
Min
V
RL = 2 kΩ to 2.5V
0.10
4.61
0.30
14.63
0.26
13.90
0.79
22
Max
V
V+ = 5V
RL = 600Ω to 2.5V
Min
V
Max
V
V+ = 15V
RL = 2 kΩ to 7.5V
Min
V
Max
V
V+ = 15V
RL = 600Ω to 7.5V
Min
V
Max
mA
Min
mA
Min
mA
Min
mA
Min
μA
IO
IO
IS
V+ = 5V
Output Current
Sourcing, VO = 0V
Sinking, VO = 5V
Sourcing, VO = 0V
Sinking, VO = 13V
8
10
8
21
16
16
13
11
13
10
V+ = 15V
Output Current
30
28
28
23
18
22
18
(4)
34
28
28
23
19
22
18
Supply Current
V+ = +5V, VO = 1.5V
V+ = +15V, VO = 7.5V
450
550
750
900
850
950
750
900
850
950
750
900
850
950
Max
μA
Max
(4) Do not connect output to V+, when V+ is greater than 13V or reliability will be adversely affected.
4
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6081
LMC6081
www.ti.com
SNOS649C –AUGUST 2000–REVISED MARCH 2013
AC Electrical Characteristics
Unless otherwise specified, all limits ensured for TJ = 25°C, Boldface limits apply at the temperature extremes. V+ = 5V, V− =
0V, VCM = 1.5V, VO = 2.5V and RL > 1M unless otherwise specified.
LMC6081AM LMC6081AI LMC6081 Units
Symbol
SR
Parameter
Slew Rate
Conditions
Typ(1)
Limit(2)
0.8
Limit(2)
0.8
Limit(2)
0.8
(3)
1.5
V/μs
Min
0.5
0.6
0.6
GBW
φm
Gain-Bandwidth Product
Phase Margin
1.3
50
22
MHz
Deg
en
Input-Referred
Voltage Noise
F = 1 kHz
F = 1 kHz
nV√Hz
in
Input-Referred
Current Noise
0.0002
0.01
pA√Hz
T.H.D.
Total Harmonic Distortion
F = 10 kHz, AV = −10
RL = 2 kΩ, VO = 8 VPP
±5V Supply
%
(1) Typical values represent the most likely parametric norm.
(2) All limits are ensured by testing or statistical analysis.
(3) V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LMC6081
LMC6081
SNOS649C –AUGUST 2000–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics
VS = ±7.5V, TA = 25°C, Unless otherwise specified
Distribution of LMC6081
Input Offset Voltage
(TA = +25°C)
Distribution of LMC6081
Input Offset Voltage
(TA = −55°C)
Figure 3.
Figure 4.
Distribution of LMC6081
Input Offset Voltage
(TA = +125°C)
Input Bias Current
vs Temperature
Figure 5.
Figure 6.
Supply Current
vs Supply Voltage
Input Voltage
vs Output Voltage
Figure 7.
Figure 8.
6
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6081
LMC6081
www.ti.com
SNOS649C –AUGUST 2000–REVISED MARCH 2013
Typical Performance Characteristics (continued)
VS = ±7.5V, TA = 25°C, Unless otherwise specified
Power Supply Rejection
Common Mode
Rejection Ratio
vs Frequency
Ratio
vs
Frequency
Figure 9.
Figure 10.
Input Voltage Noise
vs Frequency
Output Characteristics
Sourcing Current
Figure 11.
Figure 12.
Gain and Phase Response
vs Temperature
Output Characteristics
Sinking Current
(−55°C to +125°C)
Figure 13.
Figure 14.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LMC6081
LMC6081
SNOS649C –AUGUST 2000–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
VS = ±7.5V, TA = 25°C, Unless otherwise specified
Gain and Phase
Gain and Phase
Response
Response
vs
vs
Capacitive Load
with RL = 600Ω
Capacitive Load
with RL = 500 kΩ
Figure 15.
Figure 16.
Open Loop
Frequency Response
Inverting Small Signal
Pulse Response
Figure 17.
Figure 18.
Inverting Large Signal
Pulse Response
Non-Inverting Small
Signal Pulse Response
Figure 19.
Figure 20.
8
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6081
LMC6081
www.ti.com
SNOS649C –AUGUST 2000–REVISED MARCH 2013
Typical Performance Characteristics (continued)
VS = ±7.5V, TA = 25°C, Unless otherwise specified
Stability
vs
Capacitive
Load, RL = 600Ω
Non-Inverting Large
Signal Pulse Response
Figure 21.
Figure 22.
Stability
vs
Capacitive
Load RL = 1 MΩ
Figure 23.
APPLICATION INFORMATION
AMPLIFIER TOPOLOGY
The LMC6081 incorporates a novel op-amp design topology that enables it to maintain rail-to-rail output swing
even when driving a large load. Instead of relying on a push-pull unity gain output buffer stage, the output stage
is taken directly from the internal integrator, which provides both low output impedance and large gain. Special
feed-forward compensation design techniques are incorporated to maintain stability over a wider range of
operating conditions than traditional micropower op-amps. These features make the LMC6081 both easier to
design with, and provide higher speed than products typically found in this ultra-low power class.
COMPENSATING FOR INPUT CAPACITANCE
It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the
LMC6081.
Although the LMC6081 is highly stable over a wide range of operating conditions, certain precautions must be
met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors and
even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce
phase margins.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LMC6081
LMC6081
SNOS649C –AUGUST 2000–REVISED MARCH 2013
www.ti.com
When high input impedances are demanded, guarding of the LMC6081 is suggested. Guarding input lines will
not only reduce leakage, but lowers stray input capacitance as well. (See Printed-Circuit-Board Layout for High
Impedance Work).
The effect of input capacitance can be compensated for by adding a capacitor, Cf, around the feedback resistors
(as in Figure 24 ) such that:
(1)
or
R1 CIN ≤ R2 Cf
(2)
Since it is often difficult to know the exact value of CIN, Cf can be experimentally adjusted so that the desired
pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating
for input capacitance.
Figure 24. Cancelling the Effect of Input Capacitance
CAPACITIVE LOAD TOLERANCE
All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor
is normally included in this integrator stage. The frequency location of the dominant pole is affected by the
resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate
resistive load in parallel with the capacitive load (see typical curves).
Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created
by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the
unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response.
With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 25.
Figure 25. LMC6081 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads
In the circuit of Figure 25, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency
component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the
overall feedback loop.
10
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6081
LMC6081
www.ti.com
SNOS649C –AUGUST 2000–REVISED MARCH 2013
Capacitive load driving capability is enhanced by using a pull up resistor to V+ (Figure 26). Typically a pull up
resistor conducting 500 μA or more will significantly improve capacitive load responses. The value of the pull up
resistor must be determined based on the current sinking capability of the amplifier with respect to the desired
output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see electrical
characteristics).
Figure 26. Compensating for Large
Capacitive Loads with a Pull Up Resistor
PRINTED-CIRCUIT-BOARD LAYOUT
FOR HIGH-IMPEDANCE WORK
It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires
special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the
LMC6081, typically less than 10 fA, it is essential to have an excellent layout. Fortunately, the techniques of
obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board,
even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or
contamination, the surface leakage will be appreciable.
To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6081's inputs
and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's
inputs, as in Figure 27. To have a significant effect, guard rings should be placed on both the top and bottom of
the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier
inputs, since no leakage current can flow between two points at the same potential. For example, a PC board
trace-to-pad resistance of 1012Ω, which is normally considered a very large resistance, could leak 5 pA if the
trace were a 5V bus adjacent to the pad of the input. This would cause a 100 times degradation from the
LMC6081's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a
resistance of 1011Ω would cause only 0.05 pA of leakage current. See Figure 28 for typical connections of guard
rings for standard op-amp configurations.
Figure 27. Example of Guard Ring in P.C. Board Layout
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LMC6081
LMC6081
SNOS649C –AUGUST 2000–REVISED MARCH 2013
www.ti.com
Inverting Amplifier
Non-Inverting Amplifier
Follower
Figure 28. Typical Connections of Guard Rings
The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few
circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the
amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an
excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but
the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 29.
(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).
Figure 29. Air Wiring
Latchup
CMOS devices tend to be susceptible to latchup due to their internal parasitic SCR effects. The (I/O) input and
output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate
lead. The LMC6061 and LMC6081 are designed to withstand 100 mA surge current on the I/O pins. Some
resistive method should be used to isolate any capacitance from supplying excess current to the I/O pins. In
addition, like an SCR, there is a minimum holding current for any latchup mode. Limiting current to the supply
pins will also inhibit latchup susceptibility.
Typical Single-Supply
Applications
(V+ = 5.0 VDC
)
12
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6081
LMC6081
www.ti.com
SNOS649C –AUGUST 2000–REVISED MARCH 2013
The extremely high input impedance, and low power consumption, of the LMC6081 make it ideal for applications
that require battery-powered instrumentation amplifiers. Examples of these types of applications are hand-held
pH probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure
transducers.
Figure 30 shows an instrumentation amplifier that features high differential and common mode input resistance
(>1014Ω), 0.01% gain accuracy at AV = 1000, excellent CMRR with 1 kΩ imbalance in bridge source resistance.
Input current is less than 100 fA and offset drift is less than 2.5 μV/°C. R2 provides a simple means of adjusting
gain over a wide range without degrading CMRR. R7 is an initial trim used to maximize CMRR without using
super precision matched resistors. For good CMRR over temperature, low drift resistors should be used.
If R1 = R5, R3 = R6, and R4 = R7; then
AV ≈ 100 for circuit shown (R2 = 9.822k).
Figure 30. Instrumentation Amplifier
Figure 31. Low-Leakage Sample and Hold
Figure 32. 1 Hz Square Wave Oscillator
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LMC6081
LMC6081
SNOS649C –AUGUST 2000–REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (March 2013) to Revision C
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 13
14
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6081
PACKAGE OPTION ADDENDUM
www.ti.com
15-Apr-2022
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LMC6081-MDA
LMC6081AIM
ACTIVE
NRND
DIESALE
SOIC
Y
D
0
8
270
95
RoHS & Green
Call TI
Level-1-NA-UNLIM
-55 to 125
-40 to 85
Non-RoHS
& Green
Call TI
SN
Level-1-235C-UNLIM
LMC60
81AIM
LMC6081AIM/NOPB
LMC6081AIMX/NOPB
LMC6081IM/NOPB
LMC6081IMX/NOPB
LMC6081IN/NOPB
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
SOIC
PDIP
D
D
D
D
P
8
8
8
8
8
95
RoHS & Green
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-NA-UNLIM
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
LMC60
81AIM
2500 RoHS & Green
95 RoHS & Green
2500 RoHS & Green
40 RoHS & Green
SN
LMC60
81AIM
SN
LMC60
81IM
SN
LMC60
81IM
NIPDAU
LMC6081
IN
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
15-Apr-2022
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
11-Feb-2022
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LMC6081AIMX/NOPB
LMC6081IMX/NOPB
SOIC
SOIC
D
D
8
8
2500
2500
330.0
330.0
12.4
12.4
6.5
6.5
5.4
5.4
2.0
2.0
8.0
8.0
12.0
12.0
Q1
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
11-Feb-2022
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LMC6081AIMX/NOPB
LMC6081IMX/NOPB
SOIC
SOIC
D
D
8
8
2500
2500
367.0
367.0
367.0
367.0
35.0
35.0
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
11-Feb-2022
TUBE
*All dimensions are nominal
Device
Package Name Package Type
Pins
SPQ
L (mm)
W (mm)
T (µm)
B (mm)
LMC6081AIM
LMC6081AIM
D
D
D
D
P
SOIC
SOIC
SOIC
SOIC
PDIP
8
8
8
8
8
95
95
95
95
40
495
495
495
495
502
8
8
4064
4064
4064
4064
11938
3.05
3.05
3.05
3.05
4.32
LMC6081AIM/NOPB
LMC6081IM/NOPB
LMC6081IN/NOPB
8
8
14
Pack Materials-Page 3
PACKAGE OUTLINE
D0008A
SOIC - 1.75 mm max height
SCALE 2.800
SMALL OUTLINE INTEGRATED CIRCUIT
C
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A
PIN 1 ID AREA
6X .050
[1.27]
8
1
2X
.189-.197
[4.81-5.00]
NOTE 3
.150
[3.81]
4X (0 -15 )
4
5
8X .012-.020
[0.31-0.51]
B
.150-.157
[3.81-3.98]
NOTE 4
.069 MAX
[1.75]
.010 [0.25]
C A B
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
[0.11-0.25]
0 - 8
.016-.050
[0.41-1.27]
DETAIL A
TYPICAL
(.041)
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
SYMM
SEE
DETAILS
1
8
8X (.024)
[0.6]
SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
EXPOSED
METAL
EXPOSED
METAL
.0028 MAX
[0.07]
.0028 MIN
[0.07]
ALL AROUND
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
SYMM
1
8
8X (.024)
[0.6]
SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
LMC6081IMX/NOPB
IC OP-AMP, 800 uV OFFSET-MAX, 1.3 MHz BAND WIDTH, PDSO8, SOIC-8, Operational Amplifier
NSC
©2020 ICPDF网 联系我们和版权申明