LMH0031 [TI]
具有视频和辅助数据 FIFO 的数字视频解串器/解码器;
| 型号： | LMH0031 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有视频和辅助数据 FIFO 的数字视频解串器/解码器 先进先出芯片 解码器 |
| 文件： | 总40页 (文件大小：508K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
LMH0031 SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video
and Ancillary Data FIFOs
Check for Samples: LMH0031
1
FEATURES
APPLICATIONS
2
•
SDTV/HDTV Serial Digital Video Standard
Compliant
•
SDTV/HDTV Serial-to-Parallel Digital Video
Interfaces for:
•
Supports 270 Mbps, 360 Mbps, 540 Mbps,
1.483 Gbps and 1.485 Gbps Serial Video Data
Rates with Auto-Detection
–
–
–
–
–
Video Editing Equipment
VTRs
Standards Converters
Digital Video Routers and Switchers
•
•
LSB De-Dithering Option
Uses Low-Cost 27MHz Crystal or Clock
Oscillator Reference
Digital Video Processing and Editing
Equipment
•
•
Fast VCO Lock Time: < 500 µs at 1.485 Gbps
–
–
Video Test Pattern Generators and Digital
Video Test Equipment
Built-in Self-Test (BIST) and Video Test Pattern
Generator (TPG)
Video Signal Generators
(1)
Patent Applications Made or Pending
DESCRIPTION
•
Automatic EDH/CRC Word and Flag
Processing
The LMH0031 SMPTE 292M / 259M Digital Video
Deserializer/Descrambler with Video and Ancillary
Data FIFOs is a monolithic integrated circuit that
deserializes and decodes SMPTE 292M, 1.485Gbps
(or 1.483Gbps) serial component video data, to 20-bit
parallel data with a synchronized parallel word-rate
clock. It also deserializes and decodes SMPTE 259M,
270Mbps, 360Mbps and SMPTE 344M (proposed)
540Mbps serial component video data, to 10-bit
parallel data. Functions performed by the LMH0031
include: clock/data recovery from the serial data,
serial-to-parallel data conversion, SMPTE standard
data decoding, NRZI-to-NRZ conversion, parallel data
clock generation, word framing, CRC and EDH data
checking and handling, Ancillary Data extraction and
automatic video format determination. The parallel
video output features a variable-depth FIFO which
can be adjusted to delay the output data up to 4
parallel data clock periods. Ancillary Data may be
selectively extracted from the parallel data through
the use of masking and control bits in the
configuration and control registers and stored in the
on-chip FIFO. Reverse LSB dithering is also
implemented.
•
•
Ancillary Data FIFO with Extensive Packet
Handling Options
Adjustable, 4-Deep Parallel Output Video Data
FIFO
•
•
Flexible Control and Configuration I/O Port
LVCMOS Compatible Control Inputs and Clock
and Data Outputs
•
•
LVDS and ECL-Compatible, Differential, Serial
Inputs
3.3V I/O Power Supply and 2.5V Logic Power
Supply Operation
•
•
•
Low Power: Typically 850mW
64-Pin TQFP Package
Commercial Temperature Range 0°C to +70°C
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2013, Texas Instruments Incorporated
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
DESCRIPTION (CONTINUED)
The unique multi-functional I/O port of the LMH0031 provides external access to functions and data stored in the
configuration and control registers. This feature allows the designer greater flexibility in tailoring the LMH0031 to
the desired application. The LMH0031 is auto-configured to a default operating condition at power-on or after a
reset command. Separate power pins for the PLL, deserializer and other functional circuits improve power supply
rejection and noise performance.
The LMH0031 has a unique Built-In Self-Test (BIST) and video Test Pattern Generator (TPG). The BIST enables
comprehensive testing of the device by the user. The BIST uses the TPG as input data and includes SD and HD
component video test patterns, reference black, PLL and EQ pathologicals and a 75% saturation, 8 vertical
colour bar pattern, for all implemented rasters. The colour bar pattern has optional transition coding at changes in
the chroma and luma bar data. The TPG data is output via the parallel data port.
The LMH0030, SMPTE 292M / 259M Digital Video Serializer with Ancillary Data FIFO and Integrated Cable
Driver, is the ideal complement to the LMH0031.
The LMH0031's internal circuitry is powered from +2.5 Volts and the I/O circuitry from a +3.3 Volt supply. Power
dissipation is typically 850mW. The device is packaged in a 64-pin TQFP.
TYPICAL APPLICATION
V
DD
SMPTE 292M
or 259M
Serial Data
75W
1%
SMPTE Video
Data Input
LMH0030
SD/HD Encoder/ Serializer/
Cable Driver
Parallel Ancilliary
Data Input
1 mF
75W Coaxial Cable
1 mF
LMH0034
Adaptive Cable
Equalizer
75W
1%
SMPTE Video
Data Output
LMH0031
SD/HD Decoder/
Deserializer
Parallel Ancilliary
Data Output
2
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Block Diagram
XTALi/Ext
Clk
REFERENCE CLOCK/OSCILLATOR
XTALo
PLL/CLOCK SYSTEM
PCLK
SDI
INPUT DATA SAMPLERS
CLOCK/DATA RECOVERY
SDI
BIST & TPG
RBB
SDI
BIAS
RREF
TRS &
FORMAT
DETECTOR
SMPTE NRZI-NRZ CONVERTER
DESCRAMBLER/
PCLK
DESERIALIZER
EDH / CRC
GENERATORS/CHECKERS
DE-DITHERING
ANCILLIARY
DATA FIFO
FRAMING
CONTROL
AD[9:0]
ACLK
RD / WR
CONFIGURATION
& CONTROL
DV[19:10]
REGISTERS
ANC / CTRL
VIDEO DATA
FIFO & OUTPUT
DV[9:0]
VCLK
MULTI-FUNCTION I/O PORT
I/O[7:0]
PCLK
SYSTEM
MASTER
CONTROLLER
RESET
RESET
CONTROL
INT. RESET
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Connection Diagram
16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
RD/WR
17
18
19
20
21
22
23
64
63
62
61
60
59
58
57
56
55
54
53
52
51
IO4
IO3
IO2
ANC/CTRL
V
DDD
XTALo
V
SSIO
DV19
XTALi/Ext Clk
DV18
DV17
V
SSIO
V
DDSI
SDI
SDI
V
DV16 24
DV15 25
LMH0031
V
26
27
SSSI
DDIO
DV14
R
R
V
BB
DV13 28
DV12 29
DV11 30
DV10 31
REF
SSPLL
V
DDPLL
50 VCLK
RESET
49
V
32
SSD
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
Figure 1. 64-Pin TQFP
See Package Number PAG0064A
4
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
CMOS I/O Supply Voltage (VDDIO–VSSIO):
SDI Supply Voltage (VDDSI–VSSSI):
Digital Logic Supply Voltage (VDDD–VSSD):
PLL Supply Voltage (VDDPLL–VSSPLL):
CMOS Input Voltage (Vi):
4.0V
4.0V
3.0V
3.0V
V
SSIO −0.15V to VDDIO
+0.15V
CMOS Output Voltage (Vo):
VSSIO −0.15V to VDDIO
+0.15V
CMOS Input Current (single input):
Vi = VSSIO −0.15V:
−5 mA
+5 mA
Vi = VDDIO +0.15V:
CMOS Output Source/Sink Current:
IBB Output Current:
±6 mA
+300 μA
+300 μA
IREF Output Current:
SDI Input Voltage (Vi):
VSSSI −0.15V to VDDSI
+0.15V
Package Thermal Resistance
θJA @ 0 LFM Airflow
θJA @ 500 LFM Airflow
θJC
40.1°C/W
24.5°C/W
5.23°C/W
−65°C to +150°C
+150°C
Storage Temp. Range:
Junction Temperature:
Lead Temperature (Soldering 4 Sec):
ESD Rating (HBM):
+260°C
6.0 kV
ESD Rating (MM):
400 V
(1) Absolute Maximum Ratings are those parameter values beyond which the life and operation of the device cannot be ensured. The
stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values.
The table of “Electrical Characteristics” specifies acceptable device operating conditions.
(2) It is anticipated that this device will not be offered in a military qualified version. If Military/Aerospace specified devices are required,
please contact the Texas Instruments Sales Office / Distributors for availability and specifications.
Recommended Operating Conditions
Symbol
VDDIO
VDDSD
VDDD
Parameter
CMOS I/O Supply Voltage
SDI Supply Voltage
Conditions
DDIO−VSSIO
DDSI−VSSSI
Reference
Min
Typ
Max
Units
V
V
3.150
3.300
3.450
V
Digital Logic Supply Voltage VDDD–VSSD
2.375
0
2.500
2.625
+70
V
VDDPLL
PLL Supply Voltage
VDDPLL–VSSPLL
Operating Free Air
Temperature
TA
°C
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Required Input Conditions(1)(2)
Symbol
Parameter
Input Voltage Range
Rise Time, Fall Time
Conditions
Reference
Min
VSSIO
1.0
Typ
Max
VDDIO
3.0
Units
V
VIN
All LVCMOS
Inputs
tr, tf
10%–90%
1.5
270
ns
SMPTE 259M, Level C
SMPTE 259M, Level D
SMPTE 344M
360
BRSDI
Serial Input Data Rate
Common Mode Voltage
SDI, SDI
540
MBPS
SMPTE 292M
1,483
1,485
SMPTE 292M
VSSSI
+1.0V
VDDSI
−0.05V
VCM(SDI)
VIN(SDI)
VIN(SDI)
VIN = 125 mVP-P
V
mVP-P
mVP-P
ns
SDI Serial Input Voltage,
Single-ended
125
125
0.4
800
800
1.0
880
880
1.5
SDI Serial Input Voltage,
Differential
SDI, SDI
20%–80%, SMPTE 259M
Data Rates
tr, tf
Rise Time, Fall Time
20%–80%, SMPTE 292M
Data Rates
270
ps
Ancillary / Control Data Clock
Frequency
fACLK
DCACLK
tr, tf
VCLK
55
MHz
%
Duty Cycle, Ancillary Clock
ACLK
45
50
Ancillary / Control Clock and
Data Rise Time, Fall Time
10%–90%
1.0
1.5
3.0
ns
Setup Time, ADN to ACLK or
ION to ACLK Rising Edge
tS
3.0
3.0
1.5
1.5
ns
ns
Ω
Control Data Input or
I/O Bus Input
ION, ADN, ACLK
Timing Diagram
Hold Time, Rising Edge ACLK
to ADN or ACLK to ION
tH
Bias Supply Reference
Resistor
RREF
Tolerance 1%
4.75k
fEXT CLK
fXTAL
External Clock Frequency
Crystal Frequency
Ext Clk
−100
ppm
+100
ppm
27.0
MHz
See Figure 7
XTALo, XTALi
(1) Required Input Conditions are the electrical signal conditions or component values which shall be supplied by the circuit in which this
device is used in order for it to produce the specified DC and AC electrical output characteristics.
(2) Functional and certain other parametric tests utilize a LMH0030 as the input source to the SDI inputs of the LMH0031. The LMH0030 is
DC coupled to the inputs of the LMH0031. Typical VIN = 800 mV, VCM = 2.9 V.
6
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
DC Electrical Characteristics
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified(1)(2)
.
Symbol
VIH
Parameter
Conditions
Reference
Min
2.0
Typ
Max
VDDIO
0.8
Units
Input Voltage High Level
Input Voltage Low Level
Input Current High Level
Input Current Low Level
Output Voltage High Level
V
VIL
IIH
VSSIO
All LVCMOS
Inputs
(3)
VIH = VDDIO
+85
−1
+150
−20
µA
V
IIL
VIL = VSSIO
VOH
IOH = −2 mA
2.4
2.7
VDDIO
VSSIO
+0.3
VSSIO
+0.5V
VOL
Output Voltage Low Level
Minimum Dynamic VOH
Maximum Dynamic VOL
IOL = +2 mA
IOH = −2 mA
IOL = +2 mA
VSSIO
All LVCMOS
Outputs
VDDIO
−0.5
(4)
(4)
VOHV
VOLP
VSSIO
+0.4
VSDI
ISDI
VTH
IBB
Serial Data Input Voltage
Serial Data Input Current
Input Thereshold
125
800
±1
880
±10
mVP-P
µA
SDI, SDI
Over VCM range
<100
−188
−262
38.0
47.0
80
mV
Bias Supply Output Current
Reference Output Current
RBB = 8.66kΩ 1%
−220
−290
µA
mA
mA
IREF
RREF = 4.75kΩ 1%
270MBPS Data Rate
1,485MBPS Data Rate
270MBPS Data Rate
1,485MBPS Data Rate
45.0
50.0
120
340
Power Supply Current, 3.3V
Supply, Total
IDD (3.3V)
IDD (2.5V)
VDDIO, VDDSI
Power Supply Current, 2.5V
Supply, Total
VDDD, VDDPLL
220
(1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are referenced to
VSSIO = VSSD = VSSSI = 0V.
(2) Typical values are stated for VDDIO = VDDSI = +3.3V, VDDD = VDDPLL = +2.5V and TA = +25°C.
(3) IIH includes static current required by input pull-down devices.
(4) VOHV and VOLP are measured with respect to reference ground. VOLP is the peak output LOW voltage or ground bounce that may occur
under dynamic simultaneous output switching conditions. VOHV is the lowest output HIGH voltage or output droop that may occur under
dynamic simultaneous output switching conditions.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Units
AC Electrical Characteristics
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified(1)
.
Symbol
Parameter
Conditions
Reference
Min
Typ
Max
Serial Video Data Inputs
SMPTE 259M, Level C
SMPTE 259M, Level D
SMPTE 344M
270
360
BRSDI
Serial Input Data Rate
540
MBPS
SMPTE 292M
1,483
1,485
SDI, SDI
SMPTE 292M
20%–80%, SMPTE 259M
Data Rates
0.4
1.0
1.5
ns
ps
tr, tf
Rise Time, Fall Time
20%–80%, SMPTE 292M
Data Rates
270
Parallel Video Data Outputs
SMPTE 259M, 270MBPS
SMPTE 267M, 360MBPS
SMPTE 344M, 540MBPS
SMPTE 292M, 1,483MBPS
SMPTE 292M, 1,485MBPS
27.0
36.0
Video Output Clock
Frequency
fVCLK
VCLK
54.0
MHz
74.176
74.25
Propagation Delay, Video
Clock to Video Data Valid
VCLK to DVN
Timing Diagram
tpd
50%–50%
0.5
2.0
ns
%
DCV
Duty Cycle, Video Clock
VCLK
50±5
2.0
27MHz
36MHz
1.4
Video Data Output Clock
Jitter
tJIT
VCLK
nsP-P
54MHz
1.0
74.25MHz
0.5
Parallel Ancillary / Control Data Inputs, Multi-function Parallel Bus Inputs
Ancillary / Control Data Clock
Frequency
fACLK
VCLK
MHz
%
ACLK
Duty Cycle, Ancillary Data
Clock
(2)
DCA
tr, tf
tS
ANC Data clock
10%–90%
45
1.0
3.0
50
1.5
1.5
55
Output Rise Time, Fall Time
3.0
Setup Time, ADN to ACLK or
ION to ACLK Rising Edge
ION, ADN, ACLK
Timing Diagram
ns
ns
Control Data Input or I/O Bus
Input
Hold Time, Rising Edge ACLK
to ADN or ACLK to ION
tH
3.0
1.5
Parallel Ancillary / Control Data Outputs
Propagation Delay, Clock to
Control Data
tpd
8.5
ACLK to ADN
Timing Diagram
50%–50%
10%–90%
Propagation Delay, Clock to
Ancillary Data
tpd
11.5
Multi-function Parallel I/O Bus
IO0–IO7
Timing Diagram
tr, tf
Rise Time, Fall Time
1.0
1.5
3.0
ns
PLL/CDR, Format Detect
SD Rates(3)
HD Rates(3)
All Rates
0.32
0.26
20
1.0
1.0
tLOCK
Lock Detect Time
ms
tFORMAT
Format Detect Time
(1) Typical values are stated for VDDIO = VDDSI = +3.3V, VDDD = VDDPLL = +2.5V and TA = +25°C.
(2) When used to clock control data into or from the LMH0031, the duty cycle restriction does not apply.
(3) Measured from rising-edge of first SDI cycle until Lock Detect bit goes high (true). Lock time includes CDR phase acquisition time plus
PLL lock time.
8
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Test Loads
VDDIO
IOL
Hi-Z test eqpt. í 5kW
(attenuation 0dB)
S1
CMOS
outputs
IOH
CL
S2
CL including probe and jig
capacitance, 3pF max.
S1 - open, S2 - closed for VOH measurement
S1 - closed, S2 - open for VOL measurement
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Test Circuit
SDI
1.0 mF
+2.5 Vdc
+3.3 Vdc
(x2)
(x2)
0.1 mF
0.1
mF
4.7 mF
16V
(x4)
(x4)
82.5W
4.7 mF
16V
1 nF
825W
12, 33,
62
SDI
51
58 26, 48
1.0 mF
57
56
54
53
61
60
46
45
19
18
17
16
15
14
13
11
10
9
50
VCLK
DV0
SDI
SDI
82.5W
825W
3.3V
Supply
44
43
42
41
40
38
37
36
35
34
31
30
29
28
27
25
24
23
22
21
63
64
49
2.5V
Supply
8.66k
DV1
R
R
BB
DV2
REF
4.75k
XTALo
DV3
27 MHz
CLK. I/P
HD Chroma,
SD Luma &
Chroma
XTALi/EXT CLK
IO0
DV4
DV5
IO1
DV6
IO2
DV7
Multi-
IO3
DV8
function
I/O Bus
IO4
DV9
IO5
LMH0031
DV10
DV11
DV12
DV13
DV14
DV15
DV16
DV17
DV18
DV19
IO6
IO7
ACLK
AD0
HD Luma
AD1
AD2
8
AD3
7
Ancilliary/
Control Bus
AD4
5
AD5
4
AD6
ANC / CTRL
RD / WR
3
AD7
2.5V
2
AD8
RESET
3.3V
Supply
Supply
1
AD9
6, 32,
39
52
55 20, 47,
59
Output loads
omitted for clarity.
0 Vdc
10
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Timing Diagram
90%
90%
VCLK
(ACLK)
50%
t , t
r
f
10%
10%
t
H
t
S
90%
AD[9:0]
INPUT DATA
t , t
r
f
10%
t
PD
DV[19:0]
OUTPUT DATA
t
PD
AD[9:0]
OUTPUT DATA
Device Operation
INTRODUCTION
The LMH0031 SMPTE 292M/259M Digital Video Deserializer/Decoder is used in digital video signal origination
and destination equipment: cameras, video tape recorders, telecines, editors, standards converters, video test
and other equipment. It decodes and converts serial SDTV or HDTV component digital video signals into parallel
format. The LMH0031 decoder/deserializer processes serial digital video (SDV) signals conforming to SMPTE
259M, SMPTE 344M (proposed) or SMPTE 292M and operates at serial data rates of 270 Mbps, 360 Mbps, 540
Mbps, 1.483 Gbps and 1.485 Gbps. Corresponding parallel output data rates are 27.0 MHz, 36.0 MHz, 54.0
MHz, 74.176MHz and 74.25 MHz.
The LMH0031 accepts ECL or LVDS serial data input signals. Outputs signals are compatible with LVCMOS
logic devices.
NOTE
In the following explanations, these logical equivalences are observed: ON ≡ Enabled ≡
Set ≡ True ≡ Logic_1 and OFF ≡ Disabled ≡ Reset ≡ False ≡ Logic_0.
VIDEO DATA PATH
The Serial Data Inputs (SDI) accept serial video data at SMPTE 259M standard definition, SMPTE 344M
(proposed) or SMPTE 292M high-definition data rates. These inputs accept standard ECL or LVDS signal levels
and may be used single-ended or differentially. Inputs may be DC or AC coupled, as required, to devices and
circuits supplying the data. Recommended operating conditions and all input DC and AC voltage and current
specifications shall be observed when designing the input coupling circuits.
For convenience, a reference bias source, pin name RREF, sets the reference current available from the input
bias source, pin name RBB. The recommended nominal value of RREF is 4.75kΩ, 1%. RBB is provided so that the
SDI inputs may be supplied DC bias voltage via external resistors when the inputs are AC-coupled. The bias
source should be loaded with a resistance to the VSS supply. The source current available at RBB is 200µA.
Figure 2 shows a typical input biasing scheme using RBB and RREF
.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
LMH0031
1 mF
SDI
82.5W
82.5W
1 nF
825W
1 mF
SDI
825W
R
BB
R
REF
8.66 kW
4.75 kW
Figure 2. Optional Input Biasing Scheme
The SMPTE descrambler receives NRZI serial data, converts it to NRZ, then decodes it to either 10-bit standard
definition or 20-bit high definition parallel video data using the reverse polynomial X9 + X4 + 1 as specified in the
respective standard: SMPTE 259M, SMPTE 344M (proposed) or SMPTE 292M. The data reception bit order is
LSB-first. All data processing is done at the parallel rate.
The LMH0031 incorporates circuitry that implements a method for handling data that has been subjected to LSB
dithering. When so enabled, data from the de-scrambler is routed for de-dithering. The De-Dither Enable bit in
the VIDEO INFO 0 control register enables this function. De-dithering of data present in the vertical blanking
interval can be selectively enabled by use of the V De-Dither Enable bit in the VIDEO INFO 0 control register.
The initial condition of De-Dither Enable and V De-Dither Enable is OFF.
The descrambler supplies signals to theTRS character detector which identifies the presence of the valid video
data. The TRS character detector processes the timing reference signals which control raster framing. TRS
(sync) characters are detected and the video is aligned on word boundaries. Data is re-synchronized with the
parallel word-rate clock. Interraction and operation of the character alignment control signals and indicators
Framing Mode, Framing Enable and NSP (New Sync Position) is described later in this datasheet.
The LMH0031 implements TRS character LSB-clipping as prescribed in ITU-R BT.601. LSB-clipping causes all
TRS characters with a value between 000h and 003h to be forced to 000h and all TRS characters with a value
between 3FCh and 3FFh to be forced to 3FFh. Clipping is done after descrambling and de-dithering.
12
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Once the PLL attains lock, the video format detector processes the received data to determine the raster
characteristics (video data format) and configure the LMH0031 to handle it. This assures that the parallel output
data will be properly formatted, that the correct data rate is selected and that Ancillary Data and CRC/EDH data
are correctly detected and checked. Supported parallel data formats or sub-formats may belong to any one of
several component standards: SMPTE 125M, SMPTE 267M, SMPTE 260M, 274M, 295M or 296M. Refer to
Table 4 for the supported formats. (See also the Application Information section for handling of other raster
formats or format extensions developed after this device was designed). The detected video standard information
is passed to the device control system and saved in the control registers from whence it may be read by the
user.
The LMH0031 may be configured to operate in a single video format by loading the appropriate FORMAT
SET[4:0] control data into the FORMAT 0 control register. Also, the LMH0031 may be configured to handle only
the standard-definition data formats by setting the SD ONLY bit or only the high-definition data formats by setting
the HD ONLY bit in the FORMAT 0 control register. When both bits are reset, the default condition, the part
automatically detects the data rate and range.
Aligned and de-processed parallel data passes into a variable-depth video FIFO prior to output. Video FIFO
depth from 0 to 4 registers is set by a 3-bit word written into the VIDEO FIFO Depth[2:0] bits in the ANC 0
control register. The video FIFO permits adjustment of the parallel video data output timing or delay at a parallel
word rate. The occurence of corresponding TRS indicator bits, EAV, SAV and NSP, in the control register
corresponds to the input register position of the FIFO. This positioning permits a look-ahead function in which the
alignment status of the video data can be determined up to four parallel clock periods prior to the appearance of
that data at the parallel data output.
The parallel video data is output on DV[19:0]. The 20-bit parallel video data is organized so that for HDTV data,
the upper-order 10 bits DV[19:10] are luminance (luma) information and the lower 10 bits DV[9:0] are colour
difference (chroma) information. SDTV data use the lower-order 10-bits DV[9:0] for both luma and chroma
information. (The SDTV parallel data is also duplicated on DV[19:10]). VCLK is the parallel output word rate clock
signal. The frequency of VCLK is appropriate to either the HD or SD data being processed. Data is valid between
the falling edges of a VCLK cycle. Data may be clocked into external devices on the rising-edge of VCLK. The
DV[19:0] and VCLK signals are LVCMOS-compatible.
ANCILLARY/CONTROL DATA PATH
The 10-bit ancillary and Control Data PortAD[9:0] serves two functions in the LMH0031. Ancillary Data from
the Ancillary Data FIFO is output from this port after its recovery from the video data stream. The utilization and
flow of Ancillary Data from the device is managed by a system of control bits, masks and IDs stored in the
control data registers. This port also provides read/write access to contents of the configuration and control
registers. The signals RD/WR, ANC/CTRL and ACLK control data flow through the port.
CONTROL DATA FUNCTIONS
Control data is input to and output from the LMH0031 using the lower-order 8 bits AD[7:0] of the
ancillary/Control Data Port. This control data initializes, monitors and controls operation of the LMH0031. The
upper two bits AD[9:8] of the port function as handshaking signals with the device accessing the port. When
either a control register read or write address is being written to the port, AD[9:8] must be driven as 00b (0XXh,
where XX are AD[7:0]). When control data is being written to the port, AD[9:8] must be driven as 11b (3XXh,
where XX are AD[7:0]). When control data is being read from the port, the LMH0031 will output AD[9:8] as 10b
(2XXh, where XX are output data AD[7:0]) and may be ignored by the monitoring system.
NOTE
After either a manual or power-on reset, ACLK must be toggled three (3) times to complete
initiallization of the Ancillary and Control Data Port.
The sequence of clock and control signals for reading control data from the ancillary/control data port is shown in
Figure 3. Control data read mode is invoked by making the ANC/CTRL input low and the RD/WR input high.
The 8-bit address of the control register set to be accessed is input to the port on bits AD[7:0]. To identify the
data as an address, AD[9:8] must be driven as 00b. The complete address word will be 0XXh, where 0 is
AD[9:8] and XX are AD[7:0]. The address is captured on the rising edge of ACLK. When control data is being
read from the port, the LMH0031 will output AD[9:8] as 10b (2XXh, where XX are output data AD[7:0]) and may
be ignored by the monitoring system. Data being output from the selected register is driven by the port
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
immediately following the rising edge of ACLK or when the address signal is removed. For optimum system
timing, the signals driving the address to the port should be removed immediately after the address is clocked
into the port and before or simultaneously with the falling edge of ACLK at the end of that address cycle. Output
data remains stable until the next rising edge of ACLK and may be written into external devices at any time after
the removal of the address signal. This second clock resets the port from drive to receive and readies the port for
another access cycle.
Example: Read the Full-field Flags via the AD port.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-high.
3. Present 001h to AD[9:0] as the register address.
4. Toggle ACLK
.
5. Release the bus driving the AD port.
6. Read the data present on the AD port. The Full-field Flags are bits AD[4:0].
7. Toggle ACLK to release the AD port.
Figure 4 shows the sequence of clock and control signals for writing control data to the ancillary/control data port.
The control data write mode is similar to the read mode. Control data write mode is invoked by making the
ANC/CTRL input low and the RD/WR input low. The 8-bit address of the control register set to be accessed is
input to the port on bits AD[7:0]. When a control register write address is being written to the port, AD[9:8] must
be driven as 00b (0XXh, where XX are AD[7:0]). The address is captured on the rising edge of ACLK. The
address data is removed on the falling edge of ACLK. Next, the control data is presented to the port bits AD[7:0]
and written into the selected register on the next rising edge of ACLK. When control data is being written to the
port, AD[9:8] must be driven as 11b (3XXh, where XX are AD[7:0]). Control data written into the registers may
be read out non-destructively in most cases.
Example: Setup (without enabling) the TPG Mode via the AD port using the 1125 line, 30 frame, 74.25MHz,
interlaced component (SMPTE 274M) colour bars as test pattern. The TPG may be enabled after setup using the
Multi-function I/O port or by the control registers.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Dh to AD[9:0] as the Test 0 register address.
4. Toggle ACLK
5. Present 327h to AD[9:0] as the register data.
6. Toggle ACLK
.
.
ACLK
RD / WR
ANC / CTRL
WRITE
DATA
READ
DATA
READ
DATA
AD[7:0]
AD[9:8]
ADDR
ADDR
ADDR
AD[9]
AD[8]
AD[9]
REC'D
AD[8]
AD[9]
AD[8]
AD[9:8]
DRIVEN
DRIVEN
DRIVEN
REC'D
DRIVEN
INTERNAL BUS WILL
RELEASE
EXTERNAL BUS MUST
RELEASE
Figure 3. Control Data Read Timing (2 read and 1 write cycle shown)
14
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Figure 4. Control Data Write Timing
Ancillary Data Functions
The LMH0031 can recover Ancillary Data from the serial data stream. This Ancillary Data and related control
characters are defined in the relevant SMPTE standards and may reside in the horizontal and vertical blanking
intervals. The data can consist of different types of message packets including audio data. The serial Ancillary
Data space must be formatted according to SMPTE 291M. The LMH0031 supports Ancillary Data in the
chrominance channel (C’r/C’b) only for high-definition operation. Ancillary Data for standard definition
follows the requirements of SMPTE 125M.
The Ancillary Data FIFO is sized to handle a maximum length ANC data Type 1 or Type 2 packet without the
ANC Flag, 259 words. Defined in SMPTE 291M, the packet consists of the Ancillary Data Flag, a 3-word Data ID
and Data Count, 255 8- or 10-bit User Data Words and a Checksum. The design of the LMH0031 Ancillary Data
FIFO also allows storage of up to 8 shorter length messages with total length not exceeding 259 words including
all ID information. Ancillary Data is copied from the data stream into the Ancillary Data FIFO. The parallel
Ancillary Data will still be present in the parallel chroma output DV[9:0]. ancillary flag information is not extracted
into the FIFO.
Copying of ANC data from the video data into the FIFO is controlled by the ANC Mask and ANC ID bits in the
control registers. A system of flags, ANC FIFO Empty, ANC FIFO 90% Full, ANC FIFO Full and ANC FIFO
Overrun are used to monitor FIFO status. The details and functions of these and other control words are
explained later in this datasheet.
Figure 5 shows the relationship of clock, data and control signals for reading Ancillary Data from the port
AD[9:0]. In Ancillary Data read mode, 10-bit Ancillary Data is routed from the Ancillary Data FIFO and read
from the port AD[9:0] at a rate determined by ACLK
.
Ancillary Data read (output) mode is invoked by making the ANC/CTRL input high and the RD/WR input high.
Ancillary Data is clocked from the FIFO on the L-H transition of ACLK. Data may be read from the port on rising
edges of ACLK, after the specified propagation delay, until the FIFO is emptied. Data may only be read from the
port when in the Ancillary Data mode. Ancillary Data cannot be written to the port.
To conserve power when the Ancillary Data function is not being used, the internal Ancillary Data FIFO clock is
disabled. This clock must be enabled before Ancillary Data may be replicated into the FIFO for output. This
internal FIFO clock is controlled by FIFO CLOCK ENABLE, bit-6 of the ANC 5 register (address 17h). The
default condition of FIFO CLOCK ENABLE is OFF. After enabling the internal FIFO clock by turning this bit ON,
ACLK must be toggled three (3) times to propagate the enable to the clock tree.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
ACLK
RD/WR
ANC/CTRL
READ
AD[9:0]
DATA
DATA
DATA
DATA
DATA
DATA
Figure 5. Ancillary Data Read Timing
MULTI-FUNCTION I/O PORT
The multi-function I/O port can be configured to provide immediate access to many control and indicator
functions that are stored within the LMH0031’s configuration and control registers. The individual pins comprising
this port are assigned as input or output for selected functions stored in the control data registers.
The multi-function I/O port is configured by way of an 8x6-bit register bank consisting of registers I/O pin 0
CONFIG through I/O pin 7 CONFIG. The contents of these registers determine whether the port bits function as
inputs or outputs and to which control function or indicator each port bit is assigned. Port bits may be assigned to
access different functions and indicators or any or all port bits may be assigned to access the same function or
indicator (output mode only). The same indicator or function should not be assigned to more than one port bit as
an input. Controls and indicators that are accessible by the port and their corresponding selection addresses are
given in the I/O Pin Configuration Register Addresses, Table 6. Table 2 gives the control register bit
assignments.
Data resulting from device operation will be sent to the selected I/O port bit. This same data is also stored in the
configuration and control registers. Mapping the control and indicator functions in this manner means that device
operation will be immediately reflected at the I/O port pins thereby ensuring more reliable real-time operation of
the device within and by the host system.
When a multifunction I/O port bit is used as input to a control register bit, data must be presented to the I/O port
bit and clocked into the register bit using ACLK as shown in Figure 6. Port timing for bit write operations is the
same as for the ANC/CTRL port operation.
ACLK
MULTIFUNCTION
I/O PORT BIT
Figure 6. I/O Port Data Write Timing
Example: Program multi-function I/O port bit-0 as the CRC Luma Error bit output.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Fh to AD[9:0] as the I/O PIN 0 CONFIG register address.
4. Toggle ACLK
5. Present 310h to AD[9:0] as the register data.
6. Toggle ACLK
.
.
16
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
EDH/CRC SYSTEM
The LMH0031 has EDH and CRC character generation and checking circuitry. The EDH system functions as
described in SMPTE Recommended Practice RP-165. The CRC system functions as specified in SMPTE 292M.
The EDH/CRC polynomial generators/checkers accept parallel data from the de-serializing system and
generate the EDH and CRC check words for comparison with those received in the data.
The EDH Enable bit in the control register enables the EDH generation and checking system. Incoming SDTV
data is checked for errors and the EDH flags are updated automatically. EDH errors are reported in the EDH0,
EDH1, and EDH2 register sets of the configuration and control registers.
Updated or new EDH check words and flags may be generated and inserted in the data. EDH check words are
generated using the polynomial X16 + X12 + X6 + 1 per SMPTE RP165. Generation and automatic insertion of
new or corrected EDH check words is controlled by EDH Force and EDH Enable bits in the control registers.
EDH check words and status flags are inserted in the parallel data at the correct positions in the Ancillary Data
space and formatted per SMPTE 291M. After a reset, the initial state of all EDH and CRC check characters is
00h.
The SMPTE 292M high definition video standard employs CRC (cyclic redundancy check codes) error checking
instead of EDH. The CRC consists of two 18-bit words generated using the polynomial X18 + X5 + X4 + 1 per
SMPTE 292M. One CRC is used for luminance and one for chrominance data. The CRCs appear in the data
stream following the EAV and line number characters. The CRCs are checked and errors are reported in the
EDH0, EDH1, and EDH2 register sets of the configuration and control registers.
PHASE-LOCKED LOOP / CLOCK-DATA RECOVERY SYSTEM
The phase-locked loop and clock-data recovery (PLL/CDR) system generates all internal timing and data rate
clocks for the LMH0031. The PLL/CDR system consists of five main functional blocks: 1) the input buffer which
receives the incoming data, 2) input data samplers which oversample the data coming from the input buffer, 3) a
PLL (VCO, divider chain, phase-frequency detector and internal loop filter) which generates sampling and other
system clocks, 4) a digital CDR system to recover the oversampled serial input data from the samplers and the
digital system control and 5) a rate detect controller which sequences the PLL to find the data rate.
Using an oversampling technique, the timing information encoded in the serial data is extracted and used to
synchronize the recovered clock and data. The parallel data rate and other clock signals are derived from the
regenerated serial clock. The parallel data rate clock is 1/10th of the serial data rate clock for standard definition
or 1/20th of the serial data clock frequency for high definition. The data interface between the CDR and the
digital processing block uses 10-bit data plus the required clocks.
The PLL is held in coarse frequency lock by an external 27MHz clock signal, EXT CLK, or by an external 27MHz
crystal and internal oscillator. Upon power-on, EXT CLK is the default reference. The internal oscillator and an
external crystal may be used as the reference by setting the OSCEN bit in the CDR register. The reference
clock reduces lock latency and enhances format and auto-rate detection robustness. PLL acquisition, data phase
alignment and format detection time is 20ms or less at 1.485Mbps. The VCO has separate VDDPLL and VSSPLL
power supply feeds, pins 51 and 52, which may be supplied power via an external low-pass filter, if desired.
pin 60
pin 61
33pF
33pF
27MHz
Figure 7. Crystal and Load Circuit
A 27MHz crystal and load circuit may be used to provide the reference clock. A fundamental mode crystal with
the following parameters is used: frequency 27MHz, frequency tolerance ±30ppm, load capacitance 18pF,
maximum drive level 100µW, equivalent series resistance <50Ω, operating temperature range 0°C to 70°C. Refer
to Figure 7 for a typical load circuit and connection information.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
The LMH0031 indicates that the PLL is locked to the incoming data rate and that the CDR has acquired a phase
of the serial data by setting the Lock Detect bit in the Video Info 0 control register. Indication of the standard
being processed is retained in the FORMAT[4:0] bits in the FORMAT 1 control data register. Format data from
this register can be programmed for output on the multi-function I/O port. The power-on default assigns Lock
Detect as I/O Port bit 4.
POWER SUPPLIES, POWER-ON-RESET AND RESET INPUT
The LMH0031 requires two power supplies, 2.5V for the core logic functions and 3.3V for the I/O functions. The
supplies must be applied to the device in proper sequence. The 3.3V supply must be applied prior to or
coincident with the 2.5V supply. Application of the 2.5V supply must not precede the 3.3V supply. It is
recommended that the 3.3V supply be configured or designed so as to control application of the 2.5V supply in
order to satisfy this sequencing requirement.
The LMH0031 has an automatic, power-on-reset circuit. Reset initializes the device and clears TRS detection
circuitry, all latches, registers, counters and polynomial generators/checkers and resets the EDH/CRC characters
to 00h. An active-HIGH-true, manual reset input is available at pin 49. The reset input has an internal pull-down
device and may be considered inactive when unconnected.
Important: When power is first applied to the device or following a reset, the ancillary and Control Data Port
must be initialized to receive data. This is done by toggling ACLK three times.
TEST PATTERN GENERATOR (TPG) AND BUILT-IN SELF-TEST (BIST)
The LMH0031 includes an on-board, parallel video test pattern generator (TPG). Four test pattern types are
available in both HD and SD formats, NTSC and PAL standards, and 4x3 and 16x9 raster sizes. The test
patterns are: flat-field black, PLL pathological, equalizer (EQ) pathological and a 75%, 8-colour vertical bar
pattern. The pathologicals follow recommendations contained in SMPTE RP 178-1996 regarding the test data
used. The colour bar pattern has optional bandwidth limiting coding in the chroma and luma data transitions
between bars. The VPG FILTER ENABLE bit in the VIDEO INFO 0 control register enables the colour bar filter
function. The test pattern data is available at the video data outputs, DV[19:0] with a corresponding parallel rate
clock, VCLK, appropriate to the particular standard and format selected.
The TPG also functions as a built-in self-test (BIST) which can be used to verify device functionality. The BIST
function performs a comprehensive go/no-go test of the device. The test may be run using any of the HD colour
bar patterns or one of two SD patterns, either the 270 Mb/s NTSC colour bar or the PAL PLL pathological, as the
test data pattern. Data is input from the digital processing block, processed through the device and tested for
errors using either the EDH system for SD or the CRC system for HD. Clock signals from the CDR block supply
timing for the test data. The CDR must be supplied a 27MHz reference clock via the XTALi/Ext Clk input (or
using the internal oscillator and crystal) during the TPG or BIST function. A go/no-go indication is logged in the
Pass/Fail bit of the TEST 0 control register set. This bit may be assigned as an output on the multifunction I/O
port.
TPG and BIST operation is initiated by loading the code for the desired test pattern into the Test Pattern
Select[5:0] bits and by setting the TPG Enable bit of the TEST 0 register. Note that when attempting to use the
TPG or BIST immediately after the device has been reset or powered on, the TPG defaults to the 270Mbps SD
rate. The device must be configured for the desired test pattern by loading the appropriate code in to the TEST 0
register. If HD operation is desired, selection of the desired HD test pattern is sufficient to enable the device to
configure itself to run at the correct rate and generate valid data. Table 5 gives the available test patterns and
codes.
The Pass/Fail bit in the control register gives the device test status indication. If no errors have been detected,
this bit will be set to logic-1 approximately 2 field intervals after TPG Enable is set. If errors have been detected
in the internal circuitry of the LMH0031, Pass/Fail will remain reset to a logic-0. TPG or BIST operation is
stopped by resetting the TPG Enable bit. Parallel output data is present at the DV[19:0] outputs during TPG or
BIST operation.
Example: Enable the TPG Mode to use the NTSC 270Mbps colour bars as the BIST and TPG pattern. Enable
TPG operation using the I/O port.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Dh to AD[9:0] as the TEST 0 register address.
18
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
4. Toggle ACLK
.
5. Present 343h to AD[9:0] as the register data (525 line, 30 frame, 27MHz, NTSC 4x3, colour bars (SMPTE
125M)).
6. Toggle ACLK
.
7. The PASS/FAIL indicator, TEST 0 register, Bit 7, should be read for the result of the test. Alternatively, this
bit may be mapped to a convenient bit of the Multi-function I/O bus. The test pattern data and clock is
available at the DV[19:0] and VCLK outputs.
CONFIGURATION AND CONTROL REGISTERS
The configuration and control registers store data which determines the operational modes of the LMH0031 or
which result from its operation. Many of these registers may be assigned as external I/O functions which are then
available on the multi-function I/O bus. These functions are summarized in Table 1 and detailed in Table 2. The
power-on default condition for the multi-function I/O port is indicated in Table 1 and detailed in Table 6.
Table 1. Configuration and Control Data Register Summary(1)
Available on
I/O Bus
Register Function
Bits
Read or Write
Initial Condition
Notes
EDH and CRC Operations
CRC Error (SD/HD)
CRC Error Luma
CRC Error Chroma
CRC Replace
1
1
1
1
5
5
5
1
1
1
1
1
R
R
Reset
Reset
Reset
OFF
Output
Output
Output
No
See (2) I/O 5
R
(3)
R/W
R
See
Full-Field Flags
Reset
Reset
Reset
OFF
No
Active Picture Flags
ANC Flags
R
No
R
No
EDH Force
R/W
R/W
R
Input
Input
Output
Output
Output
EDH Enable
ON
F/F Flag Error
Reset
Reset
Reset
A/P Flag Error
R
ANC Flag Error
R
Ancillary Data Operations
ANC Checksum Force
ANC Checksum Error
ANC FIFO Empty
ANC FIFO 90% Full
ANC FIFO Full
1
1
R/W
R
OFF
Reset
Set
Input
Output
Output
Output
Output
Output
No
1
R
See (2) I/O 6
1
R
Reset
Reset
Reset
0000h
FFFFh
OFF
1
R
ANC FIFO Overrun
ANC ID
1
R
16
16
1
R/W
R/W
R/W
R/W
R/W
R
ANC Mask
No
MSG Track
No
MSG Flush Static
FIFO Flush Static
Full MSG Available
Short MSG Detect
FIFO Clock Enable
FIFO Extract Enable
Video FIFO Operation
Video FIFO Depth
1
OFF
No
1
OFF
No
1
OFF
Output
Output
No
1
R
OFF
1
R/W
R/W
OFF
1
OFF
Input
3
R/W
000b
No
(1) ON = SET = logic-1, OFF = RESET = logic-0 (positive logic).
(2) Connected to multifunction I/O port at power-on.
(3) Special or restricted functionality. Refer to text for details.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Table 1. Configuration and Control Data Register Summary(1) (continued)
Available on
I/O Bus
Register Function
Bits
Read or Write
Initial Condition
Notes
Video Format Operations
Format Set
5
1
1
5
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
R/W
R/W
R/W
R
00000B
OFF
No
No
SD Only
HD Only
OFF
No
Format
Output
Output
Output
Output
No
Format [4] (2) I/O 3
See (2) I/O 2
See (2) I/O 1
H
R
V
R
F
R
See (2) I/O 0
Framing Mode
Framing Enable
New Sync Position (NSP)
SAV
R/W
R/W
R
ON
ON
Input
Output
Output
Output
No
R
EAV
R
See (2) I/O 7
De-scramble Enable
NRZI Enable
LSB Clipping Enable
Sync Detect Enable
De-Dither Enable
Vert. De-Dither Enable
Lock Detect
R/W
R/W
R/W
R/W
R/W
R/W
R
ON
ON
No
ON
No
ON
No
OFF
OFF
Input
Input
Output
No
See (4) I/O 4
(5)
Unscrambled
R/W
OFF
See
Video Data Out
TPG and BIST Operations
Test Pattern Select
TPG Enable
6
1
1
1
R/W
R/W
R
000000b
OFF
Input
Input
525/27 MHz/Black
Pass/Fail
Output
Input
VPG Filter Enable
R/W
OFF
Reference Clock Operations
Reference Clock
2
1
R/W
R/W
00b
No
No
EXT CLK Enabled
(5)
External Vclk
OFF
See
Multifunction I/O Bus Operations
I/O Bus Pin Config.
48
R/W
See Table 6
No
(4) Connected to multifunction I/O port at power-on.
(5) Special or restricted functionality. Refer to text for details.
Table 2. Control Register Bit Assignments
Bit 7
EDH 0 (register address 01h)
CRC ERROR EDH FORCE
EDH 1 (register address 02h)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
EDH ENABLE
F/F UES
F/F IDA
F/F IDH
F/F EDA
A/P EDA
F/F EDH
CRC
CRC ERROR
LUMA
CRC ERROR
CHROMA
A/P UES
A/P IDA
A/P IDH
A/P EDH
REPLACE
EDH 2 (register address 03h)
F/F FLAG
ERROR
A/P FLAG
ERROR
ANC FLAG
ERROR
ANC UES
ANC IDA
ANC IDH
ANC EDA
ANC EDH
ANC 0 (register address 04h)
VIDEO VIDEO
FIFO-DEPTH(2) FIFO-DEPTH(1)
VIDEO
FIFO-DEPTH(0)
ANC FIFO
OVERRUN
ANC FIFO
EMPTY
ANC FIFO
FULL
ANC CHECK- ANC CHECK-
SUM ERROR SUM FORCE
20
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
Bit 7
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Table 2. Control Register Bit Assignments (continued)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
ANC 1 (register address 05h)
ANC ID(7) ANC ID(6)
ANC 2 (register address 06h)
ANC ID(15) ANC ID(14)
ANC 3 (register address 07h)
ANC MASK(7) ANC MASK(6)
ANC ID(5)
ANC ID(4)
ANC ID(12)
ANC ID(3)
ANC ID(11)
ANC ID(2)
ANC ID(10)
ANC ID(1)
ANC ID(9)
ANC ID(0)
ANC ID(8)
ANC ID(13)
ANC MASK(5)
ANC MASK(4) ANC MASK(3) ANC MASK(2) ANC MASK(1) ANC MASK(0)
ANC 4 (register address 08h)
ANC MASK(15) ANC MASK(14)
ANC 5 (register address 17h)
ANC
MASK(12)
ANC
MASK(11)
ANC
MASK(10)
ANC MASK(13)
ANC MASK(9) ANC MASK(8)
FIFO EXTRACT
ENABLE
FIFO CLOCK
ENABLE
FULL MSG
AVAILABLE
FIFO FLUSH
STATIC
MSG FLUSH
MSG TRACK
STATIC
reserved
reserved
reserved
reserved
ANC 6 (register address 18h)
ANC FIFO
90% FULL
SHORT MSG
DETECT
ANC PARITY
MASK
reserved
reserved
VANC
FORMAT 0 (register address 0Bh)
FRAMING
SD ONLY
MODE
FORMAT
SET(4)
FORMAT
SET(3)
FORMAT
SET(2)
FORMAT
SET(1)
FORMAT
SET(0)
HD ONLY
H
FORMAT 1 (register address 0Ch)
F
V
FORMAT(4)
FORMAT(3)
FORMAT(2)
FORMAT(1)
FORMAT(0)
TEST 0 (register address 0Dh)
TEST
PATTERN
SELECT(4)
TEST
PATTERN
SELECT(3)
TEST
PATTERN
SELECT(2)
TEST
PATTERN
SELECT(1)
TEST
PATTERN
SELECT(0)
TEST PATTERN
SELECT(5)
PASS/FAIL TPG ENABLE
VIDEO INFO 0 (register address 0Eh)
VERT. DE-
DITHER
ENABLE
DE-DITHER
ENABLE
VPG FILTER
ENABLE
LOCK
DETECT
FRAMING
ENABLE
EAV
SAV
NSP
VIDEO CONTROL 0 (register address 55h)
EXTERNAL
VCLK
SYNC DETECT
ENABLE
LSB CLIP
ENABLE
DE-Scramble
ENABLE
reserved
reserved
reserved
NRZI ENABLE
INT_OSC EN
reserved
reserved
REFERENCE CLOCK (register address 67h)
reserved reserved reserved
reserved
CLK EN
MULTI-FUNCTION I/O BUS PIN CONFIGURATION
I/O PIN 0 CONFIG (register address 0Fh)
reserved
I/O PIN 1 CONFIG (register address 10h)
reserved reserved PIN 1 SEL[5]
I/O PIN 2 CONFIG (register address 11h)
reserved reserved PIN 2 SEL[5]
I/O PIN 3 CONFIG (register address 12h)
reserved reserved PIN 3 SEL[5]
I/O PIN 4 CONFIG (register address 13h)
reserved reserved PIN 4 SEL[5]
I/P PIN 5 CONFIG (register address 14h)
reserved reserved PIN 5 SEL[5]
I/O PIN 6 CONFIG (register address 15h)
reserved reserved PIN 6 SEL[5]
I/O PIN 7 CONFIG (register address 16h)
reserved reserved PIN 7 SEL[5]
reserved
PIN 0 SEL[5]
PIN 0 SEL[4]
PIN 1 SEL[4]
PIN 2 SEL[4]
PIN 3 SEL[4]
PIN 4 SEL[4]
PIN 5 SEL[4]
PIN 6 SEL[4]
PIN 7 SEL[4]
PIN 0 SEL[3]
PIN 1 SEL[3]
PIN 2 SEL[3]
PIN 3 SEL[3]
PIN 4 SEL[3]
PIN 5 SEL[3]
PIN 6 SEL[3]
PIN 7 SEL[3]
PIN 0 SEL[2]
PIN 1 SEL[2]
PIN 2 SEL[2]
PIN 3 SEL[2]
PIN 4 SEL[2]
PIN 5 SEL[2]
PIN 6 SEL[2]
PIN 7 SEL[2]
PIN 0 SEL[1]
PIN 1 SEL[1]
PIN 2 SEL[1]
PIN 3 SEL[1]
PIN 4 SEL[1]
PIN 5 SEL[1]
PIN 6 SEL[1]
PIN 7 SEL[1]
PIN 0 SEL[0]
PIN 1 SEL[0]
PIN 2 SEL[0]
PIN 3 SEL[0]
PIN 4 SEL[0]
PIN 5 SEL[0]
PIN 6 SEL[0]
PIN 7 SEL[0]
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Table 3. Control Register Addresses
Address
Hexadecimal
Register Name
EDH 0
01
02
03
04
05
06
07
08
17
18
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
55
56
67
EDH 1
EDH 2
ANC 0
ANC 1
ANC 2
ANC 3
ANC 4
ANC 5
ANC 6
FORMAT 0
FORMAT 1
TEST 0
VIDEO INFO 0
I/O PIN 0 CONFIG
I/O PIN 1 CONFIG
I/O PIN 2 CONFIG
I/O PIN 3 CONFIG
I/O PIN 4 CONFIG
I/O PIN 5 CONFIG
I/O PIN 6 CONFIG
I/O PIN 7 CONFIG
VIDEO CONTROL 0
VIDEO CONTROL 1
REFERENCE CLOCK
EDH 0 (register 01h)
The EDH Full-Field flags F/F UES, F/F IDA, F/F IDH, F/F EDA andF/F EDH are defined in SMPTE RP 165. The
flags are updated automatically when the EDH function is enabled and data is being received.
The EDH ENABLE bit, when set, enables operation of the EDH generator function during SD operation. The
default condition of this bit is set (ON).
The EDH FORCE bit, when set, causes updated EDH packets to be inserted in the parallel output data
regardless of the previous condition of EDH checkwords and flags in the input serial data. This function may be
used in situations where video content has been edited thus making the previous EDH information invalid. The
default condition of this bit is reset (OFF).
The CRC ERROR bit indicates that errors in either the EDH checksums (SD) or CRC checkwords (HD) were
detected in the serial input data. This bit is a combined function which indicates the presence of either EDH
errors during SD operation or CRC errors during HD operation.
EDH 1 (register 02h)
The EDH Active Picture flags A/P UES, A/P IDA, A/P IDH, A/P EDA andA/P EDH are defined in SMPTE RP
165. The flags are updated automatically when the EDH function is enabled and data is being received.
Specific types of CRC errors in incoming HD serial data are reported in the CRC ERROR LUMA and CRC
ERROR CHROMA bits.
The CRC REPLACE bit, when set, causes the CRCs in the incoming data to be replaced with CRCs calculated
by the LMH0031. The bit is normally reset (OFF).
22
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
EDH 2 (register 03h)
The EDH Ancillary Data flags ANC UES, ANC IDA, ANC IDH, ANC EDA andANC EDH are defined in SMPTE
RP 165. The flags are updated automatically when the EDH function is enabled and data is being received.
The status of EDH flag errors in incoming SD serial data are reported in the ffFlagError, apFlagError and
ancFlagError bits. Each of these bits is the logical-OR of the corresponding EDH and EDA flags.
ANC 0 (Address 04h)
The V FIFO Depth[2:0] bits control the depth of the video FIFO which preceeds the parallel output data drivers.
The depth can be set from 0 to 4 stages by writing the corresponding binary code into these bits. For example: to
set the Video FIFO depth at two registers, load 11010XXXXXb into the ANC 0 control register (where X
represents the other functional bits of this register).
NOTE
When changing some but not all bits in a register and to retain unchanged other data
previously stored in the register, read the register’s contents and logically-OR this with the
new data. Then write the modified data back into the register.
Flags for ANC FIFO EMPTY, ANC FIFO 90% FULL, ANC FIFO FULL and ANC FIFO OVERRUN are available
in the configuration and control register set. These flags can also be assigned as outputs on the multi-function
I/O port. ANC FIFO EMPTY when set indicates that the FIFO contains no data. ANC FIFO 90% FULL indicates
when the FIFO is at 90% of capacity. Since it is virtually impossible for the host processor to begin extracting
data from the FIFO after it has been flagged as full without the possibility of an overrun condition occurring, ANC
FIFO 90% FULL is used as an advanced command to the host to begin extracting data from the FIFO. To be
used properly, ANC FIFO 90% FULL should be assigned as an output on the multi-function I/O port and
monitored by the host system. Otherwise, inadvertent loss of ancillary packet data could occur. ANC FIFO FULL
when set indicates that the FIFO registers are completely filled with data.
The ANC FIFO OVERRUN flag indicates that an attempt to write data into a full FIFO has occurred. ANC FIFO
OVERRUN can be reset by reading the bit's status via the ancillary/Control port. If an overrun occurrs, the status
of the FIFO message tracking will be invalidated. In this event, the FIFO should be flushed to reset the message
tracking pointers. Any messages then in the FIFO will be lost.
The ANC Checksum Force bit, under certain conditions, enables the overwriting of Ancillary Data checksums
received in the data. Calculation and insertion of new Ancillary Data checksums is controlled by the ANC
Checksum Force bit. If a checksum error is detected (calculated and received checksums do not match) and the
ANC Checksum Force bit is set, the ANC Checksum Error bit is set and a new checksum is inserted in the
Ancillary Data replacing the previous one. If a checksum error is detected and the ANC Checksum Force bit is
not set, the checksum mismatch is reported via the ANC Checksum Error bit. ANC Checksum Error is
available as an output on the multifunction I/O port.
ANC 1 AND 2 (Addresses 05h and 06h)
The extraction of Ancillary Data packets from video data into the FIFO is controlled by the ANC MASK[15:0] and
ANC ID[15:0] bits in the control registers. The ANC ID[7:0] register normally is set to a valid 8-bit code used for
component Ancillary Data packet DID identification as specified in SMPTE 291M-1998. Similarly, ANC ID[15:8]
normally is set to a valid 8-bit code used for component Ancillary Data packet SDID/DBN identification.
ANC 3 AND 4 (Addresses 07h and 08h)
The ANC MASK[7:0] is an 8-bit word that can be used to selectively control extraction of packets with specific
DIDs (or DID ranges) into the FIFO. When the ANC MASK[7:0] is set to FFh, packets with any DID can be
extracted into the FIFO. When any bit or bits of the ANC MASK[7:0] are set to a logic-1, the corresponding bit or
bits of the ANC ID[7:0] are a don't-care when matching DIDs of packets being extracted. When the ANC
MASK[7:0] is set to 00h, the ANC DID of incoming packets must match exactly, bit-for-bit the ANC ID[7:0] set in
the control register for the packets to be extracted into the FIFO. The initial value of the ANC MASK[7:0] is FFh
and the ANC ID[7:0] is 00h.
Similarly, ANC MASK[15:8] is an 8-bit word that can be used to selectively control extraction of packets with
specific SDID/DBN (or SDID/DBN ranges) into the FIFO. Operation and use of these bits is the same as for ANC
MASK[7:0] previously discussed.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
ANC 5 (Address 17h)
The FIFO EXTRACT ENABLE bit in the control registers enables the device to extract or copy Ancillary Data
from the video data stream and place it in the ANC FIFO. From there data may be output via the parallel ancillary
port. Data extraction is enabled when this bit is set to a logic-1. This bit can be used to delay automatic
extraction and therefore the output of parallel Ancillary Data. FIFO EXTRACT ENABLE should be asserted
during an SAV or EAV to avoid timing problems with Ancillary Data extraction. Access to data in the FIFO is
controlled by the RD/WR, ANC/CTRL and ACLK control signals.
To conserve power when the Ancillary Data function is not being used, the internal Ancillary Data FIFO clock is
disabled. This clock must be enabled before Ancillary Data may be replicated into the FIFO for output. FIFO
CLOCK ENABLE, bit-6 of the ANC 5 register (address 17h), when set, enables this clock to propagate to the
FIFO. The default condition of FIFO CLOCK ENABLE is OFF. After enabling the internal FIFO clock by turning
this bit ON, ACLK must be toggled three (3) times to propagate the enable to the clock tree. ACLK should remain
running at all times when the ANC FIFO is in use. Otherwise, message tracking and related functions will not
operate correctly.
The LMH0031 can keep track of up to 8 ANC data packets in the ANC FIFO. Incoming packet length versus
available space in the FIFO is also tracked. The MSG TRACK bit in the control registers, when set, enables
tracking of packets in the FIFO. Other functions for control of packet traffic in the FIFO are FIFO FLUSH STAT
and MSG FLUSH STAT. If the user wishes to handle more than 8 messages, the MSG TRACK bit should be
turned off (reset). The operation FIFO FLUSH STAT will no longer work and the function FULL MSG
AVAILABLE will no longer be a reliable indicator that messages are available in the FIFO. The user may still
effectively use the FIFO by monitoring the states of ANC FIFO EMPTY, ANC FIFO FULL, ANC FIFO 90%FULL
and ANC FIFO OVERRUN.
Setting the FIFO FLUSH STAT bit to a logic-1 flushes the FIFO. FIFO FLUSH STAT may not be set while the
FIFO is being accessed (Read or Write). FIFO FLUSH STAT is automatically reset after this operation is
complete.
When MSG FLUSH STAT is set to a logic-1, the oldest message packet in the FIFO is flushed when data is not
being written to the FIFO. MSG FLUSH STAT is automatically reset after this operation is complete.
The FULL MSG AVAILABLE bit in the control registers, when set, notifies the host system that complete
packets reside in the Ancillary Data FIFO. When this bit is not set, the messages in the FIFO are incomplete or
partial. This function is not affected by MSG TRACK. The FULL MSG AVAILABLE function is most useful when
mapped to the multifunction I/O port as an output.
ANC 6 (Address 18h)
The ANC FIFO 90% FULL flag bit indicates when the ANC FIFO is 90% full. This bit may be mapped to the
multi-function I/O port. The purpose of this flag is to provide a signal which gives the host system time to begin
reading from the FIFO before it has the chance to overflow. This was done because it is virtually impossible to
monitor the FIFO FULL flag and begin extracting from the FIFO before an overrun condition occurs.
The SHORT MSG DETECT flag bit indicates when short ANC messages have been detected. i.e. An ANC
header was detected before the last full message was recovered. This bit may be mapped to the multi-function
I/O port.
The ANC PARITY MASK bit when set disables parity checking for DID and SDID words in the ANC data packet.
When reset, parity checking is enabled; and, if a parity error occurs, the packet will not be extracted.
The VANC bit, when set, enables extraction of ANC data present in the vertical blanking interval (both active
video and horizontal blanking portions of the line).
FORMAT 0 (Address 0Bh)
The LMH0031 may be set to process a single video format by writing the appropriate data into the FORMAT 0
register. The Format Set[4:0] bits confine the LMH0031 to recognize and process only one of the fourteen
specified type of SD or HD formats defined by a particular SMPTE specification. The Format Set[4:0] bits may
not be used to confine device operation to a range of standards. The available formats and codes are detailed in
Table 4. Generally speaking, the Format Set[4:0] codes indicate or group the formats as follows: Format Set[4]
is set for the HD data formats, reset for SD data formats. Format Set[3] is set for PAL data formats (with the
exception of the SMPTE 274M 24-frame progressive format), reset for NTSC data formats. Format Set[2:0]
further sub-divide the standards as given in the table.
24
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Table 4. Video Raster Format Parameters
Format
Code
[4,3,2,1,0]
Frame
Rate
Active
Samples
Format
SDTV, 54
Spec.(1)
Lines
Active Lines
Samples
00001
00010
00011
01001
01010
01011
10001
10010
10011
11001
11010
11100
11101
10100
RP 174
60I
60I
60I
50I
50I
50I
30I
30I
30P
25I
25P
25I
24P
60P
525
525
507/487*
507/487*
507/487*
577
3432
2288
1716
3456
2304
1728
2200
2200
2200
2640
2640
2376
2750
1650
2880
1920
1440
2880
1920
1440
1920
1920
1920
1920
1920
1920
1920
1280
SDTV, 36
SMPTE 267
SDTV, 27
SMPTE 125
525
SDTV, 54
ITU-R BT 601.5
ITU-R BT 601.5
ITU-R BT 601.5
SMPTE 260
625
SDTV, 36
625
577
SDTV, 27
625
577
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
1125
1125
1125
1125
1125
1250
1125
750
1035
1080
1080
1080
1080
1080
1080
720
SMPTE 274
SMPTE 274
SMPTE 274
SMPTE 274
SMPTE 295
SMPTE 274
SMPTE 296 (1, 2)
(1) Spec. is ensured by design.
The HD Only bit when set to a logic-1 locks the LMH0031 into the high definition data range and frequency. In
systems designed to handle only high definition signals, enabling HD Only reduces the time required for the
LMH0031 to establish frequency lock and determine the HD format being processed.
The SD Only bit when set to a logic-1 locks the LMH0031 into the standard definition data ranges and
frequencies. In systems designed to handle only standard definition signals, enabling SD Only reduces the time
required for the LMH0031 to establish frequency lock and determine the format being processed. When SD Only
and HD Only are set to logic-0, the device operates in SD/HD mode.
The Framing Mode bit in the Format 0 register and Framing Enable in the Video Info 0 register combine with
Framing Enable to control the manner in which the LMH0031 aligns framing. When Framing Mode and
Framing Enable are both reset, the LMH0031 aligns on the first valid TRS character. If another TRS occurs that
is not on a word boundary, the NSP bit is set until the next TRS that is on a word boundary occurs. When
Framing Mode is set to a logic-1, the LMH0031 operates similarly to the CLC011 when NSP is tied to FE. An
alternative configuration that operates identically can be achieved with the LMH0031 by mapping NSP as an
output and Framing Enable as an input on the Multifunction I/O bus and externally connecting them. In this case
Framing Mode should be reset to a logic-0. When Framing Mode is reset and Framing Enable is set, the
LMH0031 realigns on every valid TRS. The initial state of Framing Mode is set following a reset or at power-on.
FORMAT 1 (Address 0Ch)
The LMH0031 automatically determines the format of the incoming serial data. The result of this operation is
stored in the FORMAT 1 register. The Format[4:0] bits identify which of the many possible video data standards
that the LMH0031 can process is being received. These format codes follow the same arrangement as for the
Format Set[4:0] bits. These formats and codes are given in Table 4. Bit Format[4] when set indicates that HD
data is being processed. When reset, SD data is indicated. Format[3] when set indicates that PAL data is being
processed. When reset NTSC data is being processed. Format[2:0] correspond with one of the sub-standards
given in the table. Note that the LMH0031 does not distinguish or log the data rate differences between HD data
at 74.25Mhz and 74.25MHz/1.001.
The H, V, and F bits correspond to input TRS data bits 6, 7 and 8, respectively. The meaning and function of this
data is the same for both standard definition (SMPTE 125M) and high definition (SMPTE 292M luminance and
colour difference) video data. Polarity is logic-1 equals HIGH-true. These bits are registered for the duration of
the applicable field.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
TEST 0 REGISTER (Address 0Dh)
The Test Pattern Select bits determine which test pattern is output when the Test Pattern Generator (TPG)
mode or the Built-in Self-Test (BIST) mode is enabled. Table 5 gives the codes corresponding to the various test
patterns. All HD colour bar test patterns are inherently BIST data. BIST test patterns for SD are: NTSC, 27MHz,
4x3 Colour Bars and PAL, 27MHz, 4x3 PLL Pathological.
The TPG Enable bit when set to a logic-1 enables the Test Pattern Generator function and built-in self-test
(BIST).
The Pass/Fail bit indicates the result of the built-in self-test. This bit is a logic-1 for a pass condition.
Table 5. Test Pattern Selection Codes(1)
Test Pattern Select Word Bits >
Video Raster Standard
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1=HD
1=Progressive
0=Interlaced
00=Black
01=PLL Path.
0=SD
1=PAL
10=EQ Path.
0=NTSC
11=Colour Bars
1125 Line, 74.25 MHz, 30 Frame Interlaced Component (SMPTE 260M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
Colour Bars
1125 Line, 74.25 MHz, 30 Frame Interlaced Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
Colour Bars
1125 Line, 74.25 MHz, 25 Frame Interlaced Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
Colour Bars
1125 Line, 74.25 MHz, 25 Frame Interlaced Component (SMPTE 295M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
Colour Bars
1125 Line, 74.25 MHz, 30 Frame Progressive Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
Colour Bars
1125 Line, 74.25 MHz, 25 Frame Progressive Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
Colour Bars
1125 Line, 74.25 MHz, 24 Frame Progressive Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
0
1
0
(1) Note: BIST test patterns for SD are: NTSC 4x3 Colour Bars and PAL 4x3 PLL Pathological.
26 Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Table 5. Test Pattern Selection Codes(1) (continued)
Test Pattern Select Word Bits >
Colour Bars
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1
1
1
0
1
1
750 Line, 74.25 MHz, 60 Frame Progressive Component (SMPTE 296M)
Ref. Black
PLL Path.
EQ Path.
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
Colour Bars
525 Line, 30 Frame, 27 MHz, NTSC 4x3 (SMPTE 125M)
Ref. Black
PLL Path.
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
EQ Path.
Colour Bars (SD BIST)
625 Line, 25 Frame, 27 MHz, PAL 4x3 (ITU-T BT.601)
Ref. Black
PLL Path. (SD BIST)
EQ Path.
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
Colour Bars
525 Line, 30 Frame, 36 MHz, NTSC 16x9 (SMPTE 125M)
Ref. Black
PLL Path.
EQ Path.
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
Colour Bars
625 Line, 25 Frame, 36 MHz, PAL 16x9 (ITU-T BT.601)
Ref. Black
PLL Path.
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
EQ Path.
Colour Bars
525 Line, 30 Frame, 54 MHz (NTSC)
Ref. Black
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
PLL Path.
EQ Path.
Colour Bars
625 Line, 25 Frame, 54 MHz (PAL)
Ref. Black
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
PLL Path.
EQ Path.
Colour Bars
VIDEO INFO 0 REGISTER (Address 0Eh)
Re-synchronization of the parallel video output data with the parallel rate clock is controlled by the functions
Framing Enable, Framing Mode and NSP. For operating details about these control bits, refer to the
preceeding section about Format Registers 0 and 1 and the Format Mode bit. Framing Enable may be
assigned as an input on the multi-function I/O port.
The NSP (New Sync Position) bit indicates that a new or out-of-place TRS character has been detected in the
input data. This bit is set to a logic-1 and remains set for at least one horizontal line period or unless re-activated
by a subsequent new or out-of-place TRS. It is reset by an EAV TRS character.
The EAV (end of active video) and SAV (start of active video) bits track the occurrence of the corresponding
TRS characters.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
The Lock Detect is a logic-1 when the loop is locked and the CDR has acquired a phase of the incoming serial
data. This bit may be programmed as an output on the multi-function I/O bus. This bit is mapped to I/O port bit 4
in the default condition.
The VPG Filter Enable bit when set enables operation of the Video Pattern Generator filter. Operation of this
filter causes the insertion of transition codes in the chroma and luma data of colour bar test patterns where these
patterns change from one bar to the next. This filter reduces the magnitude of out-of-band frequency products
which are produced by abrupt transitions in the chroma and luma data when fed to D-to-A converters and picture
monitors.
The LMH0031 incorporates circuitry that implements a method for handling data that has been subjected to LSB
dithering. Data from the de-scrambler is routed for de-dithering. Control of this circuitry is via the De-Dither
Enable bit in the VIDEO INFO 0 control register. Recovery of data that has been dithered during the vertical
blanking interval can be selectively enabled by use of the V De-Dither Enable bit in the VIDEO INFO 0 control
register. The initial condition of De-Dither Enable and V De-Dither Enable is OFF.
VIDEO CONTROL 0 (register address 55h)
The EXTERNAL VCLK bit is a special application function which enables use of an external VCXO as a substitute
for the internally generated VCLK. Additional circuitry is enabled within the LMH0031 which provides phase-
frequency detection and control voltage output for the VCXO. An external loop filter and voltage amplifier are
required to interface the control voltage output to the VCXO frequency control input. When this function is used,
the RBB output function is changed from the bias supply output to the control voltage output of the phase-
frequency detector. The VCLK output changes function, becoming the input for the VCXO signal. Use of this
function and required external support circuitry is explained in the Application Information section.
The SYNC DETECT ENABLE bit, when set, enables detection of TRS characters. This bit is normally set (ON).
The LSB CLIP ENABLE bit, when set, causes the two LSBs of TRS characters to be set to 00b as described in
ITU-R BT.601. This function is normally set (ON).
The NRZI ENABLE bit, when set, enables data to be converted from NRZI to NRZ. This bit is normally set (ON).
The DE-SCRAMBLE ENABLE bit, when set, enables de-scrambling of the incoming data according to
requirements of SMPTE 259M or SMPTE 292M. This bit is normally set (ON).
CAUTION
The default state of this register is 36h. If any of the normal operating features of the
descrambler are turned off, this register’s default data must be restored to resume
normal device operation.
REFERENCE CLOCK REGISTER (Address 67h)
The Reference Clock register controls operation of the CDR reference clock source. The CLKEN bit when reset
to a logic-0 enables the oscillator signal to be used by the LMH0031 as a reference. The default state of this bit
at power-on is enabled. In general, this function and bit should not be disabled. The INT_OSC EN bit enables the
internal crystal oscillator amplifier. By default this bit is a logic-0 and is therefore inactive at power-on. The device
expects an external 27MHz reference reference clock source to be connected to the XTALi/Ext Clk pin and
activated at power-on.
I/O PIN 0 THROUGH 7 CONFIGURATION REGISTERS (Addresses 0Fh through 16h)
The I/O Pin Configuration Registers are used to map individual bits of the multi-function I/O port to selected
bits of the Configuration and Control Registers. Table 6 gives the pin select codes for the Configuration and
Control register functions that may be mapped to the port. Pin[n] Select [5] controls whether the port pin is input
or output. The port pin will be an input when this bit is set and an output when reset. Input-only functions may not
be configured as outputs and vice versa. The remaining five Pin[n] Select [4:0] bits identify the particular Control
Register bit to be mapped.
28
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
Example: Program, via the AD port, I/O port bit 0 as output for the CRC Luma Error bit in the control registers.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Fh to AD[9:0] as the I/O PIN 0 CONFIG register address.
4. Toggle ACLK
.
5. Present 310h to AD[9:0] as the register data, the bit address of the CRC Luma Error bit in the control
registers.
6. Toggle ACLK
.
Table 6. Control Register Bit, Pin[n] SEL[5:0] Codes for I/O Port Pin Mapping(1)
Pin[n] SEL[5:0] Codes
I/P or
O/P
Register Bit
reserved
Power-On Status
[5]
0
[4]
0
[3]
0
[2]
0
[1]
0
[0]
0
HEX
00
O/P
O/P
O/P
O/P
O/P
FF Flag Error
0
0
0
0
0
1
01
AP Flag Error
0
0
0
0
1
0
02
ANC Flag Error
CRC Error (SD/HD)
0
0
0
0
1
1
03
0
0
0
1
0
0
04
I/O Port Bit 5
Addresses 05h and 06h are reserved
ANC FIFO 90% FULL
SHORT MSG DETECT
FULL MSG AVAIL
0
0
0
0
0
0
0
1
1
1
0
0
1
0
0
1
0
1
07
08
09
O/P
O/P
O/P
Addresses 0Ah through 0Ch are reserved
SAV
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
20
21
22
23
24
25
26
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
I/P
EAV
I/O Port Bit 7
NSP
CRC Luma Error
CRC Chroma Error
F
I/O Port Bit 0
I/O Port Bit 1
I/O Port Bit 2
V
H
Format[0]
Format[1]
Format[2]
Format[3]
Format[4]
I/O Port Bit 3 (SD/HD)
FIFO Full
FIFO Empty
Lock Detect
Pass/Fail
I/O Port Bit 6
I/O Port Bit 4
FIFO Overrun
ANC Chksum Error
EDH Force
Test Pattern Select[0]
Test Pattern Select[1]
Test Pattern Select[2]
Test Pattern Select[3]
Test Pattern Select[4]
Test Pattern Select[5]
I/P
I/P
I/P
I/P
I/P
I/P
(1) Note: All LVCMOS inputs have internal pull-down devices except VCLK and ACLK.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Table 6. Control Register Bit, Pin[n] SEL[5:0] Codes for I/O Port Pin Mapping(1) (continued)
Pin[n] SEL[5:0] Codes
I/P or
O/P
Register Bit
Power-On Status
[5]
1
[4]
0
[3]
0
[2]
1
[1]
1
[0]
1
HEX
27
EDH Enable
I/P
I/P
TPG Enable
1
0
1
0
0
0
28
Addresses 29h through 2Bh are reserved
VPG Filter Enable
De-Dither Enable
Framing Enable
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
2C
2D
2E
2F
I/P
I/P
I/P
I/P
FIFO Extract Enable
PIN DESCRIPTIONS
Pin
Name
Description
1
AD9
AD8
AD7
AD6
AD5
VSSD
AD4
AD3
AD2
AD1
AD0
VDDD
ACLK
IO7
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
2
3
4
5
6
Negative Power Supply Input (2.5V supply, Digital Logic)
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
Ancillary Data Output, Control Data Input
Positive Power Supply Input (2.5V supply, Digital Logic)
ancillary/Control Clock Input
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
Multi-Function I/O Port
IO6
Multi-Function I/O Port
IO5
Multi-Function I/O Port
IO4
Multi-Function I/O Port
IO3
Multi-Function I/O Port
IO2
Multi-Function I/O Port
VSSIO
DV19
DV18
DV17
DV16
DV15
VDDIO
DV14
DV13
DV12
DV11
DV10
VSSD
VDDD
DV9
DV8
DV7
Negative Power Supply Input (3.3V supply, I/O)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Positive Power Supply Input (3.3V supply, I/O)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Parallel Video Output (HD=Luma)
Negative Power Supply Input (2.5V supply, Digital Logic)
Positive Power Supply Input (2.5V supply, Digital Logic)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
30
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
PIN DESCRIPTIONS (continued)
Pin
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Name
Description
DV6
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Negative Power Supply Input (2.5V supply, Digital Logic)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Parallel Video Output (HD=Chroma, SD=Luma & Chroma)
Multi-Function I/O Port
DV5
VSSD
DV4
DV3
DV2
DV1
DV0
IO1
IO0
Multi-Function I/O Port
VSSIO
VDDIO
RESET
VCLK
VDDPLL
VSSPLL
RREF
RBB
Negative Power Supply Input (3.3V supply, I/O)
Positive Power Supply Input (3.3V supply, I/O)
Manual Reset Input (High True)
Parallel Video Data Clock Output
Positive Power Supply Input (2.5V supply, PLL)
Negative Power Supply Input (2.5V supply, PLL)
Current Reference Resistor
SDI Bias Supply Resistor
VSSSI
SDI
Negative Power Supply Input (3.3V supply, Serial Input)
Serial Data Complement Input
SDI
Serial Data True Input
VDDSI
VSSIO
Positive Power Supply Input (3.3V supply, Serial Input)
Negative Power Supply Input (3.3V supply, I/O)
Crystal or External 27MHz Clock Input
XTALi/EXT CLK
XTALo
Crystal (Oscillator Output)
VDDD
Positive Power Supply Input (2.5V supply, Digital Logic)
ancillary/Control Data Port Function Control Input
ancillary/Control Data Port Read/Write Control Input
ANC/CTRL
RD/WR
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
31
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Application Information
A typical application circuit for the LMH0031 is shown in the Application Circuit diagram. This circuit
demonstrates the capabilities of the LMH0031 and allows its evaluation in a native configuration. An assembled
demonstration board is available, part number SD131EVK. The board may be ordered through any of TI's sales
offices. Complete circuit board layouts and schematics for the SD131EVK are available on TI's WEB site. For
latest availability information, please see: www.ti.com/appinfo/interface.
PCB LAYOUT AND POWER SYSTEM BYPASS RECOMMENDATIONS
Circuit board layout and stack-up for the LMH0031 should be designed to provide noise-free power to the device.
Good layout practice also will separate high frequency or high-level inputs and outputs from low-level inputs to
minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly
improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic
capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and
makes the value and placement of external bypass capacitors less critical. External bypass capacitors should
include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range 0.01 µF to
0.1 µF. Tantalum capacitors may be in the range 2.2 µF to 10 µF. Voltage rating for tantalum capacitors should
be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power
pin of the LMH0031 as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance
by up to half, thereby extending the effective frequency range of the bypass components.
The outer layers of the PCB may be flooded with additional VSS (ground) plane. These planes will improve
shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally,
to be effective, these planes must be tied to the VSS power supply plane at frequent intervals with vias. Frequent
via placement also improves signal integrity on signal transmission lines by providing short paths for image
currents which reduces signal distortion. The planes should be pulled back from all transmission lines and
component mounting pads a distance equal to the width of the widest transmission line or the thickness of the
dielectric separating the transmission line from the internal power or ground plane(s) whichever is greater. Doing
so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at
component mounting pads.
In especially noisy power supply environments, such as is often the case when using switching power supplies,
separate filtering may be used at the LMH0031's PLL and serial input power pins. The LMH0031 was designed
for this situation. The I/O, digital section, PLL and serial input power supply feeds are independent (see table and
Block Diagram for details). Supply filtering may take the form of L-section or pi-section, L-C filters in series with
these VDD inputs. Such filters are available in a single package from several manufacturers. Device power
supplies must be either sequenced as described in POWER SUPPLIES, POWER-ON-RESET AND RESET
INPUT and ideally should be applied simultaneously as from a common source.
MAINTAINING OUTPUT DATA INTEGRITY
The way in which the TRS and other video data characters are specified and are therefore output in parallel form
can result in the simultaneous switching of many of the LMH0031’s CMOS outputs. Such switching can lead to
the production of output high level droop or low level ground bounce. Given in the specifications, VOLP is the peak
output LOW voltage or ground bounce and VOHV is the lowest output HIGH voltage or output droop that may
occur under dynamic simultaneous output switching conditions. VOHV and VOLP are measured with respect to
reference ground. Careful attention to PCB layout, power pin connections to the power planes and timing of the
output data clocking can reduce these effects. Consideration must also be given to the timing allocated to
external circuits which sample the outputs.
The effects of simultaneous output switching on output levels may be minimized by adopting good PCB layout
and data output timing practices, especially critical at HD data rates. The power pins feeding the I/O should have
low inductance connections to the power and ground planes. It is recommended that these connections use at
least two vias per power or ground pin. Short interconnecting traces consistent with good layout practices and
soldering rules must be used. Sampling or clocking of data by external devices should be so timed as to take
maximum advantage of the steady-state portion of the parallel output data interval. The LMH0031 is designed so
that video data will be stable at the positive-going transition of VCLK. Data should not be sampled close to the
data transition intervals associated with the negative-going clock edge. The specified propagation delay and
clock to data timing parameters must be observed. When data is being sampled from the video data port
together with the ANC port and/or I/O port, it is recommended that the sampling clocks be synchronized with the
video clock, VCLK, to minimize possible effects from ground bounce or output droop on sampled signal levels.
32
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
PROCESSING NON-SUPPORTED RASTER FORMATS
The number and type of HD raster formats has proliferated since the LMH0031 was designed. Though not
specifically capable of fully or automatically processing these new formats, the LMH0031 may still be capable of
deserializing them. The user is encouraged to experiment with processing these formats, keeping in mind that
the LMH0031 has not been tested to handle formats other than those detailed in Table 4. Therefore, the results
from attempts to process non-supported formats is not ensured. The following guidelines concerning device
setup are provided to aid the user in configuring the LMH0031 to attempt limited processing of these other raster
formats.
In general, the device is configured to defeat its automatic format detection function and to limit operation to a
general HD format. (The user should consult Table 4 for guidance on the format groups similar to the non-
supported one to be processed). Since most non-supported formats are in the HD group, the LMH0031 should
be configured to operate in HD-ONLY mode by setting bit-5 of the FORMAT 0 register (address 0Bh). Also, the
device should be further configured by loading the FORMAT SET[4:0] bits of this register with the general HD
sub-format code. In addition, since control data is being written to the port, AD[9:8] must be driven as 11b. The
complete data word for this general HD sub-format code with HD-ONLY bit set is 33Fh. Since this format differs
from those in the table, the EAV/SAV indicators are disabled. Without these indicators, line numbering and CRC
processing are disabled and ANC data extraction will not function. Output video chroma and luma data will be
word-aligned. Post-processing of the parallel data output from the LMH0031 will be needed to implement CRC
checking or line number tracking.
USING EXTERNAL VCXO FOR VCLK
The EXTERNAL VCLK bit of VIDEO CONTROL 0 (register address 55h) is a special application function which
enables use of an external VCXO as a substitute for the internally generated VCLK. Additional circuitry is enabled
within the LMH0031 which provides phase-frequency detection and control voltage output for the VCXO. An
external loop filter and voltage amplifier are required to interface the control voltage output to the VCXO
frequency control input. When this function is used, the RBB output function is changed from the bias supply
output to the control voltage output of the phase-frequency detector. The VCLK output changes function,
becoming the input for the VCXO signal.
Figure 8 shows an example using dual VCXOs for VCLK to handle both standard and high definition video.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
33
Product Folder Links: LMH0031
LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013
www.ti.com
+3.3V
LMC7101
NC7SZ126
V
CTRL
F
OUT
+
-
74.25 MHz
VCXO
22.1W
OE
100 kW
182 kW
+3.3V
NC7SZ125
OE
V
F
OUT
CTRL
27.00 MHz
VCXO
22.1W
CLC031 IO3 - SD/HD
CLC031 IO4 - Lock Detect
NC7SZ08
R
R
V
CLK
B B
To other
logic or
serializer
LMH0031
22.1 kW
DV[19:0]
REF
100 pF
10 nF
CAUTION! Read text
before using this
circuit.
4.75 kW
Figure 8. Using Dual VCXOs for VCLK Example
The control voltage output from RBB is externally filtered by the loop filter consisting of a 22.1kΩ resistor in series
with a 10nF capacitor, combined in parallel with a 100pF capacitor. This gives a loop bandwidth of 1.5kHz. Since
the control voltage is limited to around 2.1V, it requires a level shifter to get the entire pull range on the VCXO.
TI's LMC7101 is recommended with 100kΩ and 182kΩ resistors as shown in Figure 8 to provide a gain of 1.55,
sufficient to drive a 3.3V VCXO.
Recommended VCXOs from SaRonix (141 Jefferson Drive, Menlo Park, CA 94025, USA) include the
ST1308AAB-74.25 for high definition and the ST1307BAB-27.00 for standard definition. Dual VCXOs require
some supporting logic to select the appropriate VCXO. This requires the use of Format[4] (SD/HD) and Lock
Detect, which are mapped at power-on to I/O Port Bit 3 and I/O Port Bit 4, respectively. These two signals pass
through an AND gate (Fairchild Semiconductor's NC7SZ08 or similar). Its output is high when both Lock Detect
and Format[4] are high, which indicates a valid high-definition signal is present. The VCXOs are buffered to
control the transition times and to allow easy selection. The output of the AND gate is used to control the Output
Enable (OE) function of the buffers. The 74.25MHz VCXO is buffered with the NC7SZ126 with the AND gate
output connected to the OE pin of the NC7SZ126, and the 27.00MHz VCXO is buffered with the NC7SZ125 with
the AND gate output connected to the OE pin of the NC7SZ125. This circuit uses the 27.00MHz VCXO as
default and enables the 74.25MHz VCXO when a valid high-definition signal is present. The outputs from the
buffers are daisy-chained together and sent to the LMH0031's VCLK in addition to other devices, such as the
LMH0030 serializer.
34
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
LMH0031
www.ti.com
SNLS218A –JANUARY 2006–REVISED APRIL 2013
REVISION HISTORY
Changes from Original (April 2013) to Revision A
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 34
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Links: LMH0031
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
160
160
(1)
(2)
(3)
(4/5)
(6)
LMH0031VS
NRND
TQFP
TQFP
PAG
64
64
Non-RoHS
& Green
Call TI
Level-3-260C-168 HR
Level-3-260C-168 HR
0 to 70
0 to 70
L031
L031
LMH0031VS/NOPB
ACTIVE
PAG
RoHS & Green
SN
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Jan-2022
TRAY
Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal
Device
Package Package Pins SPQ Unit array
Max
matrix temperature
(°C)
L (mm)
W
K0
P1
CL
CW
Name
Type
(mm) (µm) (mm) (mm) (mm)
LMH0031VS
LMH0031VS
PAG
PAG
PAG
TQFP
TQFP
TQFP
64
64
64
160
160
160
8 X 20
8 X 20
8 X 20
150
150
150
322.6 135.9 7620 15.2
322.6 135.9 7620 15.2
322.6 135.9 7620 15.2
13.1
13.1
13.1
13
13
13
LMH0031VS/NOPB
Pack Materials-Page 1
MECHANICAL DATA
MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996
PAG (S-PQFP-G64)
PLASTIC QUAD FLATPACK
0,27
0,17
0,50
48
M
0,08
33
49
32
64
17
0,13 NOM
1
16
7,50 TYP
Gage Plane
10,20
SQ
9,80
0,25
12,20
SQ
0,05 MIN
11,80
0°–7°
1,05
0,95
0,75
0,45
Seating Plane
0,08
1,20 MAX
4040282/C 11/96
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
LMH0031VS
SMPTE 292M/259M Digital Video Deserializer Descrambler with Video and Ancillary Data FIFOs
NSC
LMH0034MA/NOPB
IC TELECOM-LINE EQUALIZER, PDSO16, LEAD FREE, SOIC-16, Analog Transmission Interface
NSC
©2020 ICPDF网 联系我们和版权申明