LMH0036 [TI]
具有 4:1 输入多路复用器的 SD SDI 时钟恢复器;
| 型号： | LMH0036 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有 4:1 输入多路复用器的 SD SDI 时钟恢复器 时钟 复用器 |
| 文件： | 总18页 (文件大小：345K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LMH0036
www.ti.com
SNLS254B –MARCH 2008–REVISED APRIL 2013
LMH0036 SD SDI Reclocker with 4:1 Input Multiplexer
Check for Samples: LMH0036
1
FEATURES
APPLICATIONS
2
•
Supports SMPTE 259M (C) Serial Digital Video
Standard
•
SDTV Serial Digital Video Interfaces for:
–
–
Digital Video Routers and Switchers
•
•
•
•
•
•
•
Supports 270 Mbps Serial Data Rate Operation
Supports DVB-ASI at 270 Mbps
Digital Video Processing and Editing
Equipment
Single 3.3V Supply Operation
–
–
DVB-ASI Equipment
360 mW Typical Power Consumption
Integrated 4:1 Multiplexed Input
Video Standards and Format Converters
DESCRIPTION
Two Differential, Reclocked Outputs
The LMH0036 SD SDI Reclocker with 4:1 Input
Multiplexer retimes serial digital video data
conforming to the SMPTE 259M (C) standard. The
LMH0036 operates at the serial data rate of 270
Mbps, and also supports DVB-ASI operation at 270
Mbps. The LMH0036 includes an integrated 4:1 input
multiplexer for selecting one of four input data
streams for retiming.
Choice of Second Reclocked Output or Low-
Jitter, Differential, Data-Rate Clock Output
•
Single 27 MHz External Crystal or Reference
Clock Input
•
•
•
•
Lock Detect Indicator Output
Output Mute Function for Data and Clock
Auto/Manual Reclocker Bypass
The LMH0036 retimes the incoming data to suppress
accumulated jitter. The LMH0036 recovers the serial
data-rate clock and optionally provides it as an
output. The LMH0036 has two differential serial data
outputs; the second output may be selected as a low-
jitter, data-rate clock output. Controls and indicators
are: serial clock or second serial data output select,
manual rate select input, SD indicator output, lock
detect output, auto/manual data bypass, and output
mute. The serial data inputs, outputs, and serial data-
rate clock outputs are differential LVPECL
compatible. The CML serial data and serial data-rate
clock outputs are suitable for driving 100Ω
differentially terminated networks. The control logic
inputs and outputs are LVCMOS compatible.
Differential LVPECL Compatible Serial Data
Inputs and Outputs
•
•
•
•
LVCMOS Control Inputs and Indicator Outputs
48-Pin WQFN Package
Industrial Temperature Range: -40°C to +85°C
Footprint Compatible with the LMH0056 and
LMH0356
The LMH0036 is powered from a single 3.3V supply.
Power dissipation is typically 360 mW. The device is
housed in a 48-pin WQFN package.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008–2013, Texas Instruments Incorporated
LMH0036
SNLS254B –MARCH 2008–REVISED APRIL 2013
www.ti.com
Typical Application
LMH0001
Cable Driver
LMH0074
Equalizer
LMH0036
Reclocker
Crosspoint
Crosspoint
Crosspoint
Crosspoint
LMH0074
Equalizer
LMH0001
Cable Driver
LMH0074
Equalizer
LMH0001
Cable Driver
LMH0074
Equalizer
LMH0036
Reclocker
LMH0074
Equalizer
LMH0001
Cable Driver
LMH0074
Equalizer
LMH0074
Equalizer
LMH0074
Equalizer
Block Diagram
SCO_EN
SD
BYPASS/
AUTO BYPASS
CONTROL LOGIC
LOCK DETECT
V
CCO
BYPASS
50
50
XTAL IN/EXT CLK
SCO/SDO2
SCO/SDO2
XTAL OUT
LOOP FILTER 1
VCO/PLL
LOOP FILTER 2
O/P MUTE
V
CCO
SDI0
SDI0
50
50
SDI1
SDI1
SDO
SDO
RETIMER/FIFO
SDI2
SDI2
SDI3
SDI3
SEL0
SEL1
2
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH0036
LMH0036
www.ti.com
SNLS254B –MARCH 2008–REVISED APRIL 2013
Connection Diagram
48
47
46
45
44
43
42
41
40
39
38
37
SDI0
SDI0
1
2
36
35
34
33
32
31
30
29
28
27
26
25
SD
V
CC
3
V
V
CC
CC
SDI1
SDI1
SDO
SDO
4
5
V
6
CC
V
V
CC
LMH0036
(top view)
SDI2
SDI2
7
CC
SCO/SDO2
SCO/SDO2
8
V
9
CC
V
EE
SDI3
SDI3
10
11
12
V
EE
V
EE
V
CC
13
14
15
16
17
18
19
20
21
22
23
24
The exposed die attach pad is the primary negative electrical terminal for this device. It must be connected to the
negative power supply voltage.
Figure 1. 48-Pin WQFN
See Package Number RHS0048A
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LMH0036
LMH0036
SNLS254B –MARCH 2008–REVISED APRIL 2013
www.ti.com
PIN DESCRIPTIONS
Pin
1
Name
Description
SDI0
SDI0
SDI1
SDI1
SDI2
SDI2
SDI3
SDI3
Data Input 0 True.
2
Data Input 0 Complement.
Data Input 1 True.
4
5
Data Input 1 Complement
Data Input 2 True.
7
8
Data Input 2 Complement.
Data Input 3 True.
10
11
Data Input 3 Complement.
Bypass/Auto Bypass mode select. Bypasses reclocking when high. This pin has an internal
pulldown.
15
BYPASS/AUTO BYPASS
Data and Clock Output Mute input. Mutes the output when low. This pin has an internal
pullup.
16
18
22
24
28
29
32
33
36
OUTPUT MUTE
XTAL IN/EXT CLK
XTAL OUT
LOCK DETECT
SCO/SDO2
SCO/SDO2
SDO
Crystal or External Oscillator input.
Crystal Oscillator output.
PLL Lock Detect output (active high).
Serial Clock or Serial Data Output 2 complement.
Serial Clock or Serial Data Output 2 true.
Data Output complement.
SDO
Data Output true.
SD
SD indicator output. Output is high when locked to 270 Mbps.
Serial Clock or Serial Data 2 Output select. Sets second output to output the clock when
high and the data when low. This pin has an internal pulldown.
37
SCO_EN
LF1
43
Loop Filter.
44
LF2
Loop Filter.
45
NC
No Connect. Not bonded internally.
Reserved. Do not connect or connect to ground.
Data Input select input. This pin has an internal pulldown.
Data Input select input. This pin has an internal pulldown.
46
RSVD
SEL0
SEL1
47
48
3, 6, 12, 14,
30, 31, 34, 35 VCC
Positive power supply input.
DAP, 13, 17,
19, 20, 21,
23, 25, 26,
27, 38, 39,
40, 41, 42
VEE
Negative power supply input.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
4
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH0036
LMH0036
www.ti.com
SNLS254B –MARCH 2008–REVISED APRIL 2013
ABSOLUTE MAXIMUM RATINGS(1)(2)
Supply Voltage (VCC–VEE
)
4.0V
Logic Supply Voltage (Vi)
VEE−0.15V to VCC+0.15V
−5 mA
Logic Input Current (single input)
Vi = VEE−0.15V
Vi = VCC+0.15V
+5 mA
Logic Output Voltage (Vo)
VEE−0.15V to VCC+0.15V
±8 mA
Logic Output Source/Sink Current
Serial Data Input Voltage (VSDI
)
VCC to VCC−2.0V
24 mA
Serial Data Output Sink Current (ISDO
)
Package Thermal Resistance
θJA 48-pin WQFN
θJC 48-pin WQFN
26.1°C/W
1.9°C/W
Storage Temp. Range
Junction Temperature
Lead Temperature (Soldering 4 Sec)
ESD Rating (HBM)
−65°C to +150°C
+150°C
+260°C (Pb-free)
8 kV
ESD Rating (MM)
400V
ESD Rating (CDM)
1250V
(1) “Absolute Maximum Ratings” are those parameter values beyond which the life and operation of the device cannot be ensured. The
stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values.
DC ELECTRICAL CHARACTERISTICS and AC ELECTRICAL CHARACTERISTICS specify acceptable device operating conditions.
(2) It is anticipated that this device will not be offered in a military qualified version. If Military/Aerospace specified devices are
required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
RECOMMENDED OPERATING CONDITIONS
Supply Voltage (VCC–VEE
)
3.3V ±5%
VEE to VCC
Logic Input Voltage
Differential Serial Input Voltage
800 mV ±10%
16 mA max.
Serial Data or Clock Output Sink Current (ISO
Operating Free Air Temperature (TA)
)
−40°C to +85°C
DC ELECTRICAL CHARACTERISTICS
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.(1)(2)
Symbol
VIH
Parameter
Conditions
Reference
Min
2
Typ
Max
VCC
0.8
Units
V
Input Voltage High Level
Input Voltage Low Level
Input Current High Level
Input Current Low Level
Logic level inputs
VIL
VEE
V
IIH
VIH = VCC
VIL = VEE
47
65
µA
µA
V
IIL
−18
−25
VOH
VOL
VSDID
Output Voltage High Level IOH = −2 mA
All logic level
outputs
2
Output Voltage Low Level IOL = +2 mA
VEE + 0.6
1600
V
Serial Input Voltage,
Differential
SDI
200
VEE+1.2
720
mVP-P
VCMI
VSDOD
VCMO
Input Common Mode
Voltage
VSDID = 200 mV
SDI
V
CC−0.2
V
Serial Output Voltage,
Differential
100Ω differential load
100Ω differential load
SDO, SCO
SDO, SCO
800
880
mVP-P
Output Common Mode
Voltage
VCC −
V
VSDOD
ICC
Power Supply Current,
3.3V supply, Total
270 Mbps, NTSC color bar
pattern
109
mA
(1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are referenced to
VEE (equal to zero volts).
(2) Typical values are stated for: VCC = +3.3V, TA = +25°C.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LMH0036
LMH0036
SNLS254B –MARCH 2008–REVISED APRIL 2013
www.ti.com
AC ELECTRICAL CHARACTERISTICS
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.(1)
Symbol
BRSD
Parameter
Conditions
SMPTE 259M (C)
270 Mbps(2)(3)(4)
Reference
SDI, SDO
Min
Typ
Max
Units
Serial Data Rate
270
Mbps
TOLJIT
Serial Input Jitter
Tolerance
SDI
SDI
SDO
>6
UIP-P
TOLJIT
tJIT
Serial Input Jitter
Tolerance
270 Mbps(2)(3)(5)
270 Mbps(3)(6)
>0.6
UIP-P
UIP-P
kHz
Serial Data Output Jitter
0.02
300
0.08
BWLOOP Loop Bandwidth
270 Mbps,
<0.1dB Peaking
FCO
tJIT
Serial Clock Output
Frequency
270 Mbps data rate
SCO
270
2
MHz
Serial Clock Output Jitter
3
psRMS
Serial Clock Output
Alignment with respect to
Data Interval
SDO, SCO
SCO
40
45
60
%
Serial Clock Output Duty
Cycle
55
%
TACQ
tr, tf
Acquisition Time
Input rise/fall time
Input rise/fall time
Output rise/fall time
Output rise/fall time
See(7)(8)
15
3
ms
ns
ps
ns
ps
10%–90%
20%–80%
10%–90%
20%–80%(9)
Logic inputs
SDI
1.5
tr, tf
1500
3
tr, tf
Logic outputs
SCO, SDO
1.5
90
tr, tf
130
FREF
Reference Clock
Frequency
27
MHz
ppm
FTOL
Ref. Clock Freq.
Tolerance
±50
(1) Typical values are stated for: VCC = +3.3V, TA = +25°C.
(2) Peak-to-peak amplitude with sinusoidal modulation per SMPTE RP 184-1996 paragraph 4.1. The test data signal shall be color bars.
(3) This parameter is ensured by characterization over voltage and temperature limits.
(4) Refer to “A1” in Figure 1 of SMPTE RP 184-1996.
(5) Refer to “A2” in Figure 1 of SMPTE RP 184-1996.
(6) Serial Data Output Jitter is total output jitter with 0.2UIP-P input jitter.
(7) Specification is ensured by design.
(8) Measured from first SDI transition until Lock Detect (LD) output goes high (true).
(9) RL = 100Ω differential.
6
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH0036
LMH0036
www.ti.com
SNLS254B –MARCH 2008–REVISED APRIL 2013
DEVICE DESCRIPTION
The LMH0036 SD SDI Reclocker with 4:1 Input Multiplexer is used in many types of digital video signal
processing equipment. The LMH0036 supports the SMPTE 259M (C) standard, with a corresponding serial data
rate of 270 Mbps. DVB-ASI data at 270 Mbps may also be retimed. The LMH0036 retimes the serial data stream
to suppress accumulated jitter. It provides two low-jitter, differential, serial data outputs. The second output may
be selected to output either serial data or a low-jitter serial data-rate clock. Controls and indicators are: serial
data-rate clock or second serial data output select, manual rate select input, SD indicator output, lock detect
output, auto/manual data bypass and output mute.
Serial data inputs are CML and LVPECL compatible. Serial data and data-rate clock outputs are differential CML
and produce LVPECL compatible levels. The output buffer design can drive AC or DC-coupled, terminated 100Ω
differential loads. The differential output level is 800 mVP-P ±10% into 100Ω AC or DC-coupled differential loads.
Logic inputs and outputs are LVCMOS compatible.
The device package is a 48–pin WQFN with an exposed die attach pad. The exposed die attach pad is
electrically connected to device ground (VEE) and is the primary negative electrical terminal for the device. This
terminal must be connected to the negative power supply or circuit ground.
Serial Data Inputs, Serial Data and Clock Outputs
SERIAL DATA INPUT AND OUTPUTS
The differential serial data inputs, SDI0-SDI3, accept 270 Mbps serial digital video data. The serial data inputs
are differential LVPECL compatible. These inputs are intended to be DC interfaced to devices such as the
LMH0074 adaptive cable equalizer. These inputs are not internally terminated or biased. The inputs may be AC-
coupled if a suitable input bias voltage is provided.
The LMH0036 provides four independent, multiplexed data inputs. The active input channel is selected via the
SEL0 and SEL1 pins, as shown in Table 1. Figure 2 shows the equivalent input circuit for SDI[3:0] and SDI[3:0].
The LMH0036 has two, retimed, differential, serial data outputs, SDO and SCO/SDO2. These outputs provide
low jitter, differential, retimed data to devices such as the LMH0001 or LMH0002 cable driver. Output SCO/SDO2
is multiplexed and can provide either a second serial data output or a serial data-rate clock output. Figure 3
shows the equivalent output circuit for SDO, SDO, SCO/SDO2, and SCO/SDO2.
The SCO_EN input controls the operating mode for the SCO/SDO2 output. When the SCO_EN input is high the
SCO/SDO2 output provides a serial data-rate clock. When SCO_EN is low, the SCO/SDO2 output provides
retimed serial data.
Both differential serial data outputs, SDO and SCO/SDO2, are muted when the OUTPUT MUTE input is a logic
low level. SCO/SDO2 also mutes when the Bypass mode is activated when this output is operating as the serial
clock output. When muted, SDO and SDO (or SDO2 and SDO2) will assume opposite differential output levels.
The CML serial data outputs are differential LVPECL compatible. These outputs have internal 50Ω pull-ups and
are suitable for driving AC or DC-coupled, 100Ω center-tapped, AC grounded or 100Ω un-center-tapped,
differentially terminated networks.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LMH0036
LMH0036
SNLS254B –MARCH 2008–REVISED APRIL 2013
www.ti.com
V
CC
20 kW
80 kW
1 pF
V
CC
V
CC
2 kW
2 kW
SDI[3:0]
SDI[3:0]
Figure 2. Equivalent SDI Input Circuit (SDI[3:0], SDI[3:0])
V
CC
V
CC
V
CC
50W
50W
SDO, SCO/SDO2
SDO, SCO/SDO2
Figure 3. Equivalent SDO Output Circuit (SDO, SDO, SCO/SDO2, SCO/SDO2)
SERIAL DATA CLOCK/SERIAL DATA 2 OUTPUT
The Serial Data Clock/Serial Data 2 Output is controlled by the SCO_EN input and provides either a second
retimed serial data output or a low jitter differential clock output appropriate to the serial data rate being
processed. When operating as a serial clock output, the rising edge of the clock will be positioned within the
corresponding serial data bit interval within 10% of the center of the data interval.
Differential output SCO/SDO2 functions as the second serial data output when the SCO_EN input is a logic-low
level. This output functions as the serial data-rate clock output when the SCO_EN input is a logic-high level. The
SCO_EN input has an internal pull-down device and the default state of SCO_EN is low (serial data output 2
enabled). SCO/SDO2 is muted when the OUTPUT MUTE input is a logic low level. When the Bypass mode is
activated and this output is functioning as a serial clock output, the output will also be muted. If an unsupported
data rate is used while in Auto Bypass mode with this output functioning as a serial clock output, the output is
invalid.
8
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH0036
LMH0036
www.ti.com
SNLS254B –MARCH 2008–REVISED APRIL 2013
Control Inputs and Indicator Outputs
SERIAL DATA INPUT SELECTOR
The Serial Data Input Selector (SEL [1:0]) allows the user to select the active input channel. Table 1 shows the
input selected for a given state of SEL [1:0].
Table 1. Data Input Select Codes
SEL [1:0] Code
Selected Input
SDI0
00
01
10
11
SDI1
SDI2
SDI3
LOCK DETECT
The Lock Detect (LD) output, when high, indicates that data is being received and the PLL is locked. LD may be
connected to the OUTPUT MUTE input to mute the data and clock outputs when no data signal is being
received. Note that when the Bypass/Auto Bypass input is set high, Lock Detect will remain low. See Table 2.
OUTPUT MUTE
The OUTPUT MUTE input, when low, mutes the serial data and clock outputs. It may be connected to Lock
Detect or externally driven to mute or un-mute the outputs. If OUTPUT MUTE is connected to LD, then the data
and clock outputs are muted when the PLL is not locked. This function overrides the Bypass function: see
Table 2. OUTPUT MUTE has an internal pull-up device to enable the output by default.
BYPASS/AUTO BYPASS
The Bypass/Auto Bypass input, when high, forces the device to output the data without reclocking it. When this
input is low, the device automatically bypasses the reclocking function when the device is in an unlocked
condition or the detected data rate is a rate which the device does not support. Note that when the Bypass/Auto
Bypass input is set high, Lock Detect will remain low. See Table 2. BYPASS/AUTO BYPASS has an internal pull-
down device.
Table 2. Control Functionality
LOCK DETECT
OUTPUT MUTE
BYPASS/AUTO BYPASS
DEVICE STATUS
PLL unlocked, reclocker bypassed
0
1
X
0
1
1
X
0
1
PLL locked to supported data rate, reclocker not bypassed
Outputs muted
0
X
X
0
LOCK DETECT
LOCK DETECT
Outputs muted
PLL locked to supported data rate, reclocker not bypassed
SD
The SD output indicates that the LMH0036 is locked and processing SD data rates. It may be used to control
another device such as the LMH0002 cable driver. When this output is high it indicates that the data rate is 270
Mbps. The SD output is a registered function and is only valid when the PLL is locked and the Lock Detect
output is high. The SD output is undefined for a short time after lock detect assertion or de-assertion due to a
data change on the SDI input. See Figure 4 for a timing diagram showing the relationship between SDI, Lock
Detect, and SD.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LMH0036
LMH0036
SNLS254B –MARCH 2008–REVISED APRIL 2013
www.ti.com
SDI
NO DATA
270 MBPS DATA
NO DATA
270 MBPS DATA
NO DATA
T
T
2
T
ACQ
T
2
ACQ
Lock
Detect
T
1
T
1
T
1
T
1
SD
T
T
T
= Acquisition Time, defined in the AC Electrical Characteristics Table
ACQ
= Time from Lock Detect assertion or deassertion until SD output is valid, typically 37ns (one 27 MHz clock period)
= Time from SDI input change until Lock Detect de-assertion, 1 ms maximum. SD output is not valid during this time.
1
2
Figure 4. SDI, Lock Detect, and SD Timing
SCO_EN
Input SCO_EN enables the SCO/SDO2 differential output to function either as a serial data-rate clock or second
serial data output. SCO/SDO2 functions as a serial data-rate clock when SCO_EN is high. This pin has an
internal pull-down device. The default state (low) enables the SCO/SDO2 output as a second serial data output.
CRYSTAL OR EXTERNAL CLOCK REFERENCE
The LMH0036 uses a 27 MHz crystal or external clock signal as a timing reference input. A 27 MHz parallel
resonant crystal and load network may be connected to the XTAL IN/EXT CLK and XTAL OUT pins.
Alternatively, a 27 MHz LVCMOS compatible clock signal may be input to XTAL IN/EXT CLK. Parameters for a
suitable crystal are given in Table 3.
Table 3. Crystal Parameters
Parameter
Value
Frequency
27 MHz
Frequency Stability
Operating Mode
±100 ppm @ recommended drive level
Fundamental mode, Parallel Resonant
Load Capacitance
Shunt Capacitance
Series Resistance
Recommended Drive Level
Maximum Drive Level
20 pF
7 pF
40Ω max.
100 µW
500 µW
−10°C to +60°C
Operating Temperature Range
10
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH0036
LMH0036
www.ti.com
SNLS254B –MARCH 2008–REVISED APRIL 2013
APPLICATION INFORMATION
Figure 5 shows a application circuit for the LMH0036.
SCO_EN
56 nF
SEL0
SEL1
V
V
CC
CC
100W
100W
100W
100W
36
1
2
SDI0
SDI0
SD
SD
Differential
Data Input 0
35
34
V
CC
CC
3
V
CC
V
4
33
32
31
30
29
SDI1
SDO
SDO
Data
Output
5
SDI1
Differential
Data Input 1
6
V
V
CC
CC
LMH0036
7
V
SDI2
CC
8
Clock Output or
nd
SCO/SDO2
SDI2
9
28
27
26
25
Differential
Data Input 2
V
2
Data Output
CC
SCO/SDO2
10
11
12
V
EE
SDI3
V
EE
V
EE
SDI3
V
CC
Differential
Data Input 3
DAP
V
CC
27 MHz
LOCK DET
BP/AUTO-BP
OP MUTE
39 pF
39 pF
Figure 5. Application Circuit
BYPASS/AUTO BYPASS has an internal pulldown to enable Auto Bypass mode by default. This pin may be
pulled high to force the LMH0036 to bypass all data.
OUTPUT MUTE has an internal pullup to enable the outputs by default. This pin may be pulled low to mute the
outputs.
The XTAL IN/EXT CLK and XTAL OUT pins are shown with a 27 MHz crystal and the proper loading. The crystal
should match the parameters described in Table 3. Alternately, a 27MHz LVCMOS compatible clock signal may
be input to XTAL IN/EXT CLK.
The active high LOCK DETECT output provides an indication that proper data is being received and the PLL is
locked.
The SD output may be used to drive the SD/HD pin of an SDI cable driver (such as the LMH0002) in order to
properly set the cable driver’s edge rate for SMPTE compliance. It defaults to low when the LMH0036 is not
locked.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LMH0036
LMH0036
SNLS254B –MARCH 2008–REVISED APRIL 2013
www.ti.com
SCO_EN has an internal pulldown to set the second output (SCO/SDO2) to output data. This pin may be pulled
high to set the second output as a serial clock.
The external loop filter capacitor (between LF1 and LF2) should be 56 nF. This is the only supported value; the
loop filter capacitor should not be changed.
SEL0 and SEL1 have internal pulldowns to select the SDI0 input by default.
The inputs are LVPECL compatible. The LMH0036 has a wide input common mode range and in most cases the
input should be DC coupled. For DC coupling, the inputs must be kept within the common mode range specified
in DC ELECTRICAL CHARACTERISTICS.
Figure 6 shows an example of a DC coupled interface between the LMH0074 cable equalizer and the LMH0036.
The LMH0074 output common mode voltage and voltage swing are within the range of the input common mode
voltage and voltage swing of the LMH0036. All that is required is a 100Ω differential termination as shown. The
resistor should be placed as close as possible to the LMH0036 input. If desired, this network may be terminated
with two 50Ω resisters and a center tap capacitor to ground in place of the single 100Ω resistor.
The outputs are LVPECL compatible. SDO is the primary data output and SCO/SDO2 is a second output that
may be set as the serial clock or a second data output. Both outputs are always active. The LMH0036 output
should be DC coupled to the input of the receiving device as long as the common mode ranges of both devices
are compatible.
Figure 7 shows an example of a DC coupled interface between the LMH0036 and LMH0001 cable driver. All that
is required is a 100Ω differential termination as shown. The resistor should be placed as close to the LMH0302
input as possible. If desired, this network may be terminated with two 50Ω resisters and a center tap capacitor to
ground in place of the single 100Ω resistor.
The LMH0036 has multiple ground connections, however; the primary ground connection is through the large
exposed DAP. The DAP must be connected to ground for proper operation of the LMH0036.
LMH0074
SD SDI Cable Equalizer
Coaxial Cable
1.0 mF
75W
SDI SDO
SDI SDO
SDI0
LMH0036
SDI0
100W
1.0 mF
6.8 nH
75W
37.4W
Figure 6. DC Input Interface
+3.3V
75W
75W
5.6 nH
LMH0001
SD SDI Cable Driver
Coaxial Cable
Coaxial Cable
4.7 mF
4.7 mF
75W
SDI
SDO
LMH0036
SDO
SDO
100W
75W
75W
SDI
SDO
75W
5.6 nH
Figure 7. DC Output Interface
12
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH0036
LMH0036
www.ti.com
SNLS254B –MARCH 2008–REVISED APRIL 2013
REVISION HISTORY
Changes from Revision A (April 2013) to Revision B
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 12
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LMH0036
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LMH0036SQE/NOPB
ACTIVE
WQFN
RHS
48
250
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
XL036
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Jun-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LMH0036SQE/NOPB
WQFN
RHS
48
250
178.0
16.4
7.3
7.3
1.3
12.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Jun-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
WQFN RHS 48
SPQ
Length (mm) Width (mm) Height (mm)
208.0 191.0 35.0
LMH0036SQE/NOPB
250
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明