LP2986AIMMX-3.0/NOPB [TI]
具有可调节或固定电压配置的 200mA、16V 低压降稳压器 | DGK | 8 | -40 to 125;
| 型号： | LP2986AIMMX-3.0/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有可调节或固定电压配置的 200mA、16V 低压降稳压器 | DGK | 8 | -40 to 125 光电二极管 输出元件 电源电路 线性稳压器IC 调节器 |
| 文件： | 总26页 (文件大小：1249K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
Micropower, 200 mA Ultra Low-Dropout Fixed or Adjustable Voltage Regulator
Check for Samples: LP2986
1
FEATURES
DESCRIPTION
The LP2986 is a 200 mA precision LDO voltage
23
•
Ultra Low Dropout Voltage
regulator which offers the designer
a
higher
•
•
•
•
•
•
•
•
•
Ensured 200 mA Output Current
performance version of the industry standard LP2951.
SOIC-8 and VSSOP-8 Surface Mount Packages
<1 μA Quiescent Current when Shutdown
Low Ground Pin Current at All Loads
0.5% Output Voltage Accuracy (“A” Grade)
High Peak Current Capability (400 mA Typical)
Wide Supply Voltage Range (16V Max)
Overtemperature/Overcurrent Protection
−40°C to +125°C Junction Temperature Range
Using an optimized VIP™ (Vertically Integrated PNP)
process, the LP2986 delivers superior performance:
Dropout Voltage: Typically 180 mV @ 200 mA load,
and 1 mV @ 1 mA load.
Ground Pin Current: Typically 1 mA @ 200 mA
load, and 200 μA @ 10 mA load.
Sleep Mode: The LP2986 draws less than 1 μA
quiescent current when shutdown pin is pulled low.
Error Flag: The built-in error flag goes low when the
output drops approximately 5% below nominal.
APPLICATIONS
•
•
•
Cellular Phone
Precision Output: The standard product versions
available can be pin-strapped (using the internal
resistive divider) to provide output voltages of 5.0V,
3.3V, or 3.0V with ensured accuracy of 0.5% (“A”
grade) and 1% (standard grade) at room temperature.
Palmtop/Laptop Computer
Camcorder, Personal Stereo, Camera
Block Diagram
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
VIP is a trademark of Texas Instruments.
2
3
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1999–2013, Texas Instruments Incorporated
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
Connection Diagram
Top View
GROUND
1
2
3
4
8
7
6
5
SHUTDOWN
ERROR
FEEDBACK
TAP
SENSE
INPUT
OUTPUT
Figure 1. 8-Lead SOIC Package
See Package Number D0008A
Top View
GROUND
1
2
3
4
8
7
6
SHUTDOWN
FEEDBACK
TAP
ERROR
SENSE
INPUT
5
OUTPUT
Figure 2. 8-Lead VSSOP Package
See Package Number DGK0008A
Top View
1
2
3
4
8
7
6
5
GROUND
FEEDBACK
TAP
SHUTDOWN
ERROR
Exposed Pad
on Bottom
(DAP)
SENSE
INPUT
OUTPUT
Figure 3. 8-Lead WSON Package
See Package Number NGN0008A
See WSON MOUNTING section
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
Absolute Maximum Ratings(1)(2)
Storage Temperature Range
Operating Junction Temperature Range
Lead Temperature (Soldering, 5 seconds)
ESD Rating(3)
−65°C to +150°C
−40°C to +125°C
260°C
2 kV
Power Dissipation(4)
Internally Limited
−0.3V to +16V
2.1V to +16V
Input Supply Voltage (Survival)
Input Supply Voltage (Operating)
Shutdown Pin
−0.3V to +16V
−0.3V to +5V
Feedback Pin
Output Voltage (Survival)(5)
−0.3V to +16V
Short Circuit Protected
−0.3V to +16V
IOUT (Survival)
Input-Output Voltage (Survival)(6)
(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply
when operating the device outside of its rated operating conditions.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(3) The ESD rating of the Feedback pin is 500V. The ESD rating of the VIN pin is 1kV and the Tap pin is 1.5 kV.
(4) The maximum allowable power dissipation is a function of the maximum junction temperature, TJ(MAX), the junction-to-ambient thermal
resistance, θJ−A, and the ambient temperature, TA. The maximum allowable power dissipation at any ambient temperature is calculated
using:
The value of θJ−A for the SOIC-8 package is 160°C/W, and the VSSOP-8 package is 200°C/W. The value
θJ−A for the WSON package is specifically dependent on PCB trace area, trace material, and the number of layers and thermal vias. For
improved thermal resistance and power dissipation for the WSON package, refer to Application Note AN-1187. Exceeding the maximum
allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.
(5) If used in a dual-supply system where the regulator load is returned to a negative supply, the LM2986 output must be diode-clamped to
ground.
(6) The output PNP structure contains a diode between the V IN and VOUT terminals that is normally reverse-biased. Forcing the output
above the input will turn on this diode and may induce a latch-up mode which can damage the part (see Application Hints).
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LP2986
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
Electrical Characteristics
Limits in standard typeface are for T J = 25°C, and limits in boldface type apply over the full operating temperature range.
Unless otherwise specified: VIN = VO(NOM) + 1V, IL = 1 mA, COUT = 4.7 µF, CIN = 2.2 µF, VS/D = 2V.
LM2986AI-X.X(1)
LM2986I-X.X(1)
Symbol
VO
Parameter
Conditions
0.1 mA < IL < 200 mA
0.1 mA < IL < 200 mA
Typical
5.0
Units
Min
Max
Min
Max
4.975
4.960
4.910
3.283
3.274
3.241
2.985
2.976
2.946
5.025
5.040
5.090
3.317
3.326
3.359
3.015
3.024
3.054
0.014
4.950
4.920
4.860
3.267
3.247
3.208
2.970
2.952
2.916
5.050
5.080
5.140
3.333
3.353
3.392
3.030
3.048
3.084
0.014
Output Voltage
(5.0V Versions)
5.0
3.3
Output Voltage
(3.3V Versions)
V
3.3
3.0
Output Voltage
(3.0V Versions)
0.1 mA < IL < 200 mA
3.0
Output Voltage Line
Regulation
VO(NOM) + 1V ≤ VIN ≤ 16V
0.007
%/V
mV
0.032
0.032
VIN–VO
2.0
3.5
2.0
3.5
IL = 100 µA
IL = 75 mA
IL = 200 mA
IL = 100 µA
IL = 75 mA
1
120
170
230
350
120
150
800
1400
2.1
120
170
230
350
120
150
800
1400
2.1
Dropout Voltage(2)
90
180
100
500
1
IGND
µA
Ground Pin Current
IL = 200 mA
VS/D < 0.3V
mA
µA
3.7
3.7
0.05
400
400
1.5
1.5
IO(PK)
IO(MAX)
en
Peak Output Current
Short Circuit Current
VOUT ≥ VO(NOM) − 5%
250
250
mA
RL = 0 (Steady State)(3)
Output Noise Voltage
(RMS)
BW = 300 Hz to 50 kHz,
COUT = 10 µF
160
65
µV(RMS)
dB
Ripple Rejection
f = 1 kHz, COUT = 10 µF
Output Voltage
Temperature Coefficient
See(4)
20
ppm/°C
(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical
Quality Control (SQC) methods. The limits are used to calculate Average Outgoing Quality Level (AOQL).
(2) Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a
1V differential.
(3) See Typical Performance Characteristics curves.
(4) Temperature coefficient is defined as the maximum (worst-case) change divided by the total temperature range.
4
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
Electrical Characteristics (continued)
Limits in standard typeface are for T J = 25°C, and limits in boldface type apply over the full operating temperature range.
Unless otherwise specified: VIN = VO(NOM) + 1V, IL = 1 mA, COUT = 4.7 µF, CIN = 2.2 µF, VS/D = 2V.
LM2986AI-X.X(1)
LM2986I-X.X(1)
Symbol
Parameter
Conditions
Typical
Units
Min
Max
Min
Max
FEEDBACK PIN
VFB
1.21
1.20
1.19
1.25
1.26
1.28
1.20
1.19
1.18
1.26
1.27
1.29
1.23
1.23
20
Feedback Pin Voltage
V
See(5)
See(6)
FB Pin Voltage
Temperature Coefficient
ppm/°C
nA
IFB
330
330
Feedback Pin Bias Current IL = 200 mA
150
0.1
760
760
FB Pin Bias Current
See(6)
nA/°C
Temperature Coefficient
SHUTDOWN INPUT
VS/D
VH = O/P ON
VL = O/P OFF
VS/D = 0
1.4
0.55
0
1.6
1.6
S/D Input Voltage(7)
V
0.18
−1
0.18
−1
IS/D
S/D Input Current
µA
VS/D = 5V
5
15
15
ERROR COMPARATOR
IOH
1
1
Output “HIGH” Leakage
VOH = 16V
0.01
150
µA
2
2
VOL
220
350
−3.5
−2.5
−4.9
−3.3
220
350
−3.5
−2.5
−4.9
−3.3
VIN = VO(NOM) − 0.5V,
IO(COMP) = 300 µA
Output “LOW” Voltage
mV
VTHR
(MAX)
−5.5
−7.7
−5.5
−7.7
Upper Threshold Voltage
−4.6
VTHR
(MIN)
−8.9
−8.9
%VOUT
Lower Threshold Voltage
Hysteresis
−6.6
−13.0
−13.0
HYST
2.0
(5)
VFB ≤ VOUT ≤ (VIN − 1), 2.5V ≤ VIN ≤ 16V, 100 µA ≤ IL ≤ 200 mA, TJ ≤ 125°C.
(6) Temperature coefficient is defined as the maximum (worst-case) change divided by the total temperature range.
(7) To prevent mis-operation, the Shutdown input must be driven by a signal that swings above VH and below VL with a slew rate not less
than 40 mV/µs (see Application Hints).
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LP2986
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics
Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA.
VOUT vs Temperature
Dropout Voltage vs Temperature
Figure 4.
Figure 5.
Dropout Voltage vs Load Current
Dropout Characteristics
Figure 6.
Figure 7.
Ground Pin Current vs
Temperature and Load
Ground Pin Current
vs Load Current
Figure 8.
Figure 9.
6
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA.
Input Current vs VIN
Input Current vs VIN
Figure 10.
Figure 11.
Load Transient Response
Load Transient Response
Figure 12.
Figure 13.
Line Transient Response
Line Transient Response
Figure 14.
Figure 15.
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LP2986
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA.
Turn-On Waveform
Turn-Off Waveform
Figure 16.
Figure 17.
Short Circuit Current
Short Circuit Current
Figure 18.
Figure 19.
Short Circuit Current
vs Output Voltage
Instantaneous Short Circuit Current
vs Temperature
Figure 20.
Figure 21.
8
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA.
DC Load Regulation
Feedback Bias Current vs Load
Figure 22.
Figure 23.
Feedback Bias Current
vs Temperature
Shutdown Pin Current vs
Shutdown Pin Voltage
Figure 24.
Figure 25.
Shutdown Voltage vs
Temperature
Input to Output Leakage vs
Temperature
Figure 26.
Figure 27.
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LP2986
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA.
Output Impedance vs
Output Noise Density
Frequency
Figure 28.
Figure 29.
Output Impedance vs
Frequency
Ripple Rejection
Figure 30.
Figure 31.
10
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
Basic Application Circuits
Figure 32. Application Using Internal Resistive Divider
Figure 33. Application Using External Divider
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LP2986
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
APPLICATION HINTS
WSON PACKAGE DEVICES
The LP2986 is offered in the 8 lead WSON surface mount package to allow for increased power dissipation
compared to the SOIC-8 and VSSOP-8. For details on WSON thermal performance as well as mounting and
soldering specifications, refer to the WSON MOUNTING section.
EXTERNAL CAPACITORS
Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be
correctly selected for proper performance.
INPUT CAPACITOR: An input capacitor (≥ 2.2 µF) is required between the LP2986 input and ground (amount of
capacitance may be increased without limit).
This capacitor must be located a distance of not more than 0.5” from the input pin and returned to a clean analog
ground. Any good quality ceramic or tantalum may be used for this capacitor.
OUTPUT CAPACITOR: The output capacitor must meet the requirement for minimum amount of capacitance
and also have an appropriate E.S.R. (equivalent series resistance) value.
Curves are provided which show the allowable ESR range as a function of load current for various output
voltages and capacitor values (see ESR curves below).
Figure 34. ESR Curves For 5V Output
Figure 35. ESR Curves For 2.5V Output
IMPORTANT: The output capacitor must maintain its ESR in the stable region over the full operating temperature
range of the application to assure stability.
The minimum required amount of output capacitance is 4.7 µF. Output capacitor size can be increased without
limit.
It is important to remember that capacitor tolerance and variation with temperature must be taken into
consideration when selecting an output capacitor so that the minimum required amount of output capacitance is
provided over the full operating temperature range. A good Tantalum capacitor will show very little variation with
temperature, but a ceramic may not be as good (see next section).
CAPACITOR CHARACTERISTICS
TANTALUM: The best choice for size, cost, and performance are solid tantalum capacitors. Available from many
sources, their typical ESR is very close to the ideal value required on the output of many LDO regulators.
Tantalums also have good temperature stability: a 4.7 µF was tested and showed only a 10% decline in
capacitance as the temperature was decreased from +125°C to −40°C. The ESR increased only about 2:1 over
the same range of temperature.
However, it should be noted that the increasing ESR at lower temperatures present in all tantalums can cause
oscillations when marginal quality capacitors are used (where the ESR of the capacitor is near the upper limit of
the stability range at room temperature).
CERAMIC: For a given amount of a capacitance, ceramics are usually larger and more costly than tantalums.
12
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
Be warned that the ESR of a ceramic capacitor can be low enough to cause instability: a 2.2 µF ceramic was
measured and found to have an ESR of about 15 mΩ.
If a ceramic capacitor is to be used on the LP2986 output, a 1Ω resistor should be placed in series with the
capacitor to provide a minimum ESR for the regulator.
Another disadvantage of ceramic capacitors is that their capacitance varies a lot with temperature:
Large ceramic capacitors are typically manufactured with the Z5U temperature characteristic, which results in the
capacitance dropping by a 50% as the temperature goes from 25°C to 80°C.
This means you have to buy a capacitor with twice the minimum COUT to assure stable operation up to 80°C.
ALUMINUM: The large physical size of aluminum electrolytics makes them unattractive for use with the LP2986.
Their ESR characteristics are also not well suited to the requirements of LDO regulators.
The ESR of an aluminum electrolytic is higher than a tantalum, and it also varies greatly with temperature.
A typical aluminum electrolytic can exhibit an ESR increase of 50X when going from 20°C to −40°C. Also, some
aluminum electrolytics can not be used below −25°C because the electrolyte will freeze.
USING AN EXTERNAL RESISTIVE DIVIDER
The LP2986 output voltage can be programmed using an external resistive divider (see Basic Application
Circuits).
The resistor connected between the Feedback pin and ground should be 51.1k. The value for the other resistor
(R1) connected between the Feedback pin and the regulated output is found using the formula:
VOUT = VFB × (1 + ( R1 / 51.1k ))
(1)
It should be noted that the 25 µA of current flowing through the external divider is approximately equal to the
current saved by not connecting the internal divider, which means the quiescent current is not increased by using
external resistors.
A lead compensation capacitor (CF) must also be used to place a zero in the loop response at about 50 kHz. The
value for C F can be found using:
CF = 1/(2π × R1 × 50k)
(2)
A good quality capacitor must be used for CF to ensure that the value is accurate and does not change
significantly over temperature. Mica or ceramic capacitors can be used, assuming a tolerance of ±20% or better
is selected.
If a ceramic is used, select one with a temperature coefficient of NPO, COG, Y5P, or X7R. Capacitor types Z5U,
Y5V, and Z4V can not be used because their value varies more that 50% over the −25°C to +85°C temperature
range.
SHUTDOWN INPUT OPERATION
The LP2986 is shut off by driving the Shutdown input low, and turned on by pulling it high. If this feature is not to
be used, the Shutdown input should be tied to VIN to keep the regulator output on at all times.
To assure proper operation, the signal source used to drive the Shutdown input must be able to swing above and
below the specified turn-on/turn-off voltage thresholds listed as VH and VL, respectively (see Electrical
Characteristics).
Since the Shutdown input comparator does not have hysteresis, It is also important that the turn-on (and turn-off)
voltage signals applied to the Shutdown input have a slew rate which is not less than 40 mV/µs when moving
between the VH and VL thresholds.
CAUTION: The regulator output state (either On or Off) can not be specified if a slow-moving AC (or DC) signal
is applied that is in the range between VH and VL.
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LP2986
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
WSON MOUNTING
The LDC08A (Pullback) 8-Lead WSON package requires specific mounting techniques which are detailed in
Application Note AN-1187. Referring to the section PCB Design Recommendations in AN-1187 (Page 5), it
should be noted that the pad style which should be used with this WSON package is the NSMD (non-solder
mask defined) type. Additionally, for optimal reliability, there is a recommended 1:1 ratio between the package
pad and the PCB pad for the Pullback WSON.
The thermal dissipation of the WSON package is directly related to the printed circuit board construction and the
amount of additional copper area connected to the DAP.
The DAP (exposed pad) on the bottom of the WSON package is connected to the die substrate with a conductive
die attach adhesive. The DAP has no direct electrical (wire) connection to any of the eight pins. There is a
parasitic PN junction between the die substrate and the device ground. As such, it is strongly recommend that
the DAP be connected directly to the ground at device lead 1 (i.e. GROUND). Alternately, but not recommended,
the DAP may be left floating (i.e. no electrical connection). The DAP must not be connected to any potential
other than ground.
For the LP2986 in the NGN0008A 8-Lead WSON package, the junction-to-case thermal rating (θJC) is 7.2°C/W,
where the 'case' is on the bottom of the package at the center of the DAP.
The junction-to-ambient thermal performance for the LP2986 in the NGN0008A 8-Lead WSON package, using
the JEDEC JESD51 standards is summarized in the following table:
Board Type
Thermal Vias
θJC
θJA
JEDEC 2-Layer
JESD 51-3
None
7.2°C/W
184°C/W
1
2
4
6
7.2°C/W
7.2°C/W
7.2°C/W
7.2°C/W
64°C/W
55°C/W
46°C/W
43°C/W
JEDEC 4-Layer
JESD 51-7
14
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
LP2986
www.ti.com
SNVS137H –MARCH 1999–REVISED APRIL 2013
REVERSE INPUT-OUTPUT VOLTAGE
The PNP power transistor used as the pass element in the LP2986 has an inherent diode connected between
the regulator output and input.
During normal operation (where the input voltage is higher than the output) this diode is reverse-biased.
However, if the output voltage is pulled above the input, or the input voltage is pulled below the output, this diode
will turn ON and current will flow into the regulator output pin.
LP2986
V
V
OUT
IN
PNP
GND
In such cases, a parasitic SCR can latch which will allow a high current to flow into VIN (and out the ground pin),
which can damage the part.
In any application where the output voltage may be higher than the input, an external Schottky diode must be
connected from VIN to VOUT (cathode on VIN, anode on VOUT), to limit the reverse voltage across the LP2986 to
0.3V (see the Absolute Maximum Ratings section.
SCHOTTKY DIODE
LP2986
V
V
OUT
IN
PNP
GND
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LP2986
LP2986
SNVS137H –MARCH 1999–REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision G (April 2013) to Revision H
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 15
16
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LP2986
PACKAGE OPTION ADDENDUM
www.ti.com
1-Nov-2013
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
1000
1000
(1)
(2)
(6)
(3)
(4/5)
LP2986AILD-3.3
NRND
ACTIVE
WSON
WSON
NGN
8
8
TBD
Call TI
SN
Call TI
-40 to 125
-40 to 125
L005A
LP2986AILD-3.3/NOPB
NGN
Green (RoHS
& no Sb/Br)
Level-3-260C-168 HR
L005A
LP2986AILDX-3.3/NOPB
LP2986AIM-3.0/NOPB
LP2986AIM-3.3
ACTIVE
ACTIVE
NRND
WSON
SOIC
NGN
D
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
4500
95
Green (RoHS
& no Sb/Br)
SN
SN | CU SN
Call TI
Level-3-260C-168 HR
Level-1-260C-UNLIM
Call TI
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
L005A
Green (RoHS
& no Sb/Br)
2986A
IM3.0
SOIC
D
95
TBD
2986A
IM3.3
LP2986AIM-3.3/NOPB
LP2986AIM-5.0
ACTIVE
NRND
SOIC
D
95
Green (RoHS
& no Sb/Br)
SN | CU SN
Call TI
Level-1-260C-UNLIM
Call TI
2986A
IM3.3
SOIC
D
95
TBD
2986A
IM5.0
LP2986AIM-5.0/NOPB
LP2986AIMM-3.0/NOPB
LP2986AIMM-3.3/NOPB
LP2986AIMM-5.0/NOPB
LP2986AIMMX-3.0/NOPB
LP2986AIMMX-3.3/NOPB
LP2986AIMMX-5.0/NOPB
LP2986AIMX-3.0/NOPB
LP2986AIMX-3.3/NOPB
LP2986AIMX-5.0
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
NRND
SOIC
D
95
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Call TI
2986A
IM5.0
VSSOP
VSSOP
VSSOP
VSSOP
VSSOP
VSSOP
SOIC
DGK
DGK
DGK
DGK
DGK
DGK
D
1000
1000
1000
3500
3500
3500
2500
2500
2500
Green (RoHS
& no Sb/Br)
CU SN
L39A
L40A
L41A
L39A
L40A
L41A
Green (RoHS
& no Sb/Br)
CU SN
Green (RoHS
& no Sb/Br)
CU SN
Green (RoHS
& no Sb/Br)
CU SN
Green (RoHS
& no Sb/Br)
CU SN
Green (RoHS
& no Sb/Br)
CU SN
Green (RoHS
& no Sb/Br)
CU SN
2986A
IM3.0
SOIC
D
Green (RoHS
& no Sb/Br)
SN | CU SN
Call TI
2986A
IM3.3
SOIC
D
TBD
2986A
IM5.0
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
1-Nov-2013
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
LP2986AIMX-5.0/NOPB
LP2986ILD-3.3/NOPB
LP2986ILDX-3.3/NOPB
LP2986IM-3.0
ACTIVE
SOIC
WSON
WSON
SOIC
D
8
8
8
8
8
8
8
8
8
8
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
Level-3-260C-168 HR
Level-3-260C-168 HR
Call TI
2986A
IM5.0
ACTIVE
ACTIVE
NRND
NGN
NGN
D
1000
4500
95
Green (RoHS
& no Sb/Br)
SN
L005A
B
Green (RoHS
& no Sb/Br)
SN
L005A
B
TBD
Call TI
CU SN
Call TI
CU SN
Call TI
SN | CU SN
CU SN
2986I
M3.0
LP2986IM-3.0/NOPB
LP2986IM-3.3
ACTIVE
NRND
SOIC
D
95
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Call TI
2986I
M3.0
SOIC
D
95
TBD
2986I
M3.3
LP2986IM-3.3/NOPB
LP2986IM-5.0
ACTIVE
NRND
SOIC
D
95
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Call TI
2986I
M3.3
SOIC
D
95
TBD
2986I
M5.0
LP2986IM-5.0/NOPB
LP2986IMM-3.0/NOPB
ACTIVE
ACTIVE
SOIC
D
95
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Level-1-260C-UNLIM
2986I
M5.0
VSSOP
DGK
1000
Green (RoHS
& no Sb/Br)
L39B
LP2986IMM-3.3
NRND
VSSOP
VSSOP
DGK
DGK
8
8
1000
1000
TBD
Call TI
CU SN
Call TI
-40 to 125
-40 to 125
L40B
L40B
LP2986IMM-3.3/NOPB
ACTIVE
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
LP2986IMM-5.0/NOPB
LP2986IMMX-3.0/NOPB
LP2986IMMX-3.3/NOPB
LP2986IMMX-5.0/NOPB
LP2986IMX-3.0/NOPB
LP2986IMX-3.3/NOPB
LP2986IMX-5.0
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
NRND
VSSOP
VSSOP
VSSOP
VSSOP
SOIC
DGK
DGK
DGK
DGK
D
8
8
8
8
8
8
8
1000
3500
3500
3500
2500
2500
2500
Green (RoHS
& no Sb/Br)
CU SN
CU SN
CU SN
CU SN
CU SN
CU SN
Call TI
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Call TI
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
L41B
L39B
L40B
L41B
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
2986I
M3.0
SOIC
D
Green (RoHS
& no Sb/Br)
2986I
M3.3
SOIC
D
TBD
2986I
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
1-Nov-2013
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
M5.0
LP2986IMX-5.0/NOPB
ACTIVE
SOIC
D
8
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
2986I
M5.0
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Sep-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LP2986AILD-3.3
WSON
WSON
NGN
NGN
NGN
DGK
DGK
DGK
DGK
DGK
DGK
D
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
1000
1000
4500
1000
1000
1000
3500
3500
3500
2500
2500
2500
2500
1000
4500
1000
1000
1000
178.0
178.0
330.0
178.0
178.0
178.0
330.0
330.0
330.0
330.0
330.0
330.0
330.0
178.0
330.0
178.0
178.0
178.0
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
4.3
4.3
4.3
5.3
5.3
5.3
5.3
5.3
5.3
6.5
6.5
6.5
6.5
4.3
4.3
5.3
5.3
5.3
4.3
4.3
4.3
3.4
3.4
3.4
3.4
3.4
3.4
5.4
5.4
5.4
5.4
4.3
4.3
3.4
3.4
3.4
1.3
1.3
1.3
1.4
1.4
1.4
1.4
1.4
1.4
2.0
2.0
2.0
2.0
1.3
1.3
1.4
1.4
1.4
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
LP2986AILD-3.3/NOPB
LP2986AILDX-3.3/NOPB WSON
LP2986AIMM-3.0/NOPB VSSOP
LP2986AIMM-3.3/NOPB VSSOP
LP2986AIMM-5.0/NOPB VSSOP
LP2986AIMMX-3.0/NOPB VSSOP
LP2986AIMMX-3.3/NOPB VSSOP
LP2986AIMMX-5.0/NOPB VSSOP
LP2986AIMX-3.0/NOPB
LP2986AIMX-3.3/NOPB
LP2986AIMX-5.0
SOIC
SOIC
D
SOIC
D
LP2986AIMX-5.0/NOPB
LP2986ILD-3.3/NOPB
LP2986ILDX-3.3/NOPB
SOIC
D
WSON
WSON
NGN
NGN
DGK
DGK
DGK
LP2986IMM-3.0/NOPB VSSOP
LP2986IMM-3.3 VSSOP
LP2986IMM-3.3/NOPB VSSOP
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Sep-2013
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LP2986IMM-5.0/NOPB VSSOP
LP2986IMMX-3.0/NOPB VSSOP
LP2986IMMX-3.3/NOPB VSSOP
LP2986IMMX-5.0/NOPB VSSOP
DGK
DGK
DGK
DGK
D
8
8
8
8
8
8
8
8
1000
3500
3500
3500
2500
2500
2500
2500
178.0
330.0
330.0
330.0
330.0
330.0
330.0
330.0
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
5.3
5.3
5.3
5.3
6.5
6.5
6.5
6.5
3.4
3.4
3.4
3.4
5.4
5.4
5.4
5.4
1.4
1.4
1.4
1.4
2.0
2.0
2.0
2.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
LP2986IMX-3.0/NOPB
LP2986IMX-3.3/NOPB
LP2986IMX-5.0
SOIC
SOIC
SOIC
SOIC
D
D
LP2986IMX-5.0/NOPB
D
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LP2986AILD-3.3
WSON
WSON
WSON
VSSOP
VSSOP
VSSOP
VSSOP
VSSOP
VSSOP
NGN
NGN
NGN
DGK
DGK
DGK
DGK
DGK
DGK
8
8
8
8
8
8
8
8
8
1000
1000
4500
1000
1000
1000
3500
3500
3500
210.0
213.0
367.0
210.0
210.0
210.0
367.0
367.0
367.0
185.0
191.0
367.0
185.0
185.0
185.0
367.0
367.0
367.0
35.0
55.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
LP2986AILD-3.3/NOPB
LP2986AILDX-3.3/NOPB
LP2986AIMM-3.0/NOPB
LP2986AIMM-3.3/NOPB
LP2986AIMM-5.0/NOPB
LP2986AIMMX-3.0/NOPB
LP2986AIMMX-3.3/NOPB
LP2986AIMMX-5.0/NOPB
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Sep-2013
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LP2986AIMX-3.0/NOPB
LP2986AIMX-3.3/NOPB
LP2986AIMX-5.0
SOIC
SOIC
D
D
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
2500
2500
2500
2500
1000
4500
1000
1000
1000
1000
3500
3500
3500
2500
2500
2500
2500
367.0
367.0
367.0
367.0
213.0
367.0
210.0
210.0
210.0
210.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
191.0
367.0
185.0
185.0
185.0
185.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
35.0
35.0
35.0
35.0
55.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
SOIC
D
LP2986AIMX-5.0/NOPB
LP2986ILD-3.3/NOPB
LP2986ILDX-3.3/NOPB
LP2986IMM-3.0/NOPB
LP2986IMM-3.3
SOIC
D
WSON
WSON
VSSOP
VSSOP
VSSOP
VSSOP
VSSOP
VSSOP
VSSOP
SOIC
NGN
NGN
DGK
DGK
DGK
DGK
DGK
DGK
DGK
D
LP2986IMM-3.3/NOPB
LP2986IMM-5.0/NOPB
LP2986IMMX-3.0/NOPB
LP2986IMMX-3.3/NOPB
LP2986IMMX-5.0/NOPB
LP2986IMX-3.0/NOPB
LP2986IMX-3.3/NOPB
LP2986IMX-5.0
SOIC
D
SOIC
D
LP2986IMX-5.0/NOPB
SOIC
D
Pack Materials-Page 3
MECHANICAL DATA
NGN0008A
LDC08A (Rev B)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
LP2986AIMMX-3.3/NOPB
IC VREG FIXED/ADJUSTABLE POSITIVE LDO REGULATOR, 0.35 V DROPOUT, PDSO8, ROHS COMPLIANT, MINI, PLASTIC, SO-8, Fixed/Adjustable Positive Single Output LDO Regulator
NSC
©2020 ICPDF网 联系我们和版权申明