LP2996AMRX/NOPB [TI]
具有 DDR2/3/3L 关断引脚的 1.5A DDR 终端稳压器 | DDA | 8 | 0 to 125;
| 型号： | LP2996AMRX/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有 DDR2/3/3L 关断引脚的 1.5A DDR 终端稳压器 | DDA | 8 | 0 to 125 双倍数据速率 光电二极管 接口集成电路 稳压器 |
| 文件： | 总27页 (文件大小：2248K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Sample &
Buy
Support &
Community
Product
Folder
Tools &
Software
Technical
Documents
LP2996A
ZHCSCM4 –JUNE 2014
LP2996A DDR 终端稳压器
1 特性
3 说明
1
•
•
•
•
•
•
•
•
•
V
DDQ 最小值为 1.35V
LP2996A 线性稳压器的设计符合 DDR-SDRAM 端接
的 JEDEC SSTL-2 规范。 此器件还支持
拉电流和灌电流
低输出电压偏移
无需外部电阻
线性拓扑
DDR2、DDR3 和 DDR3L VTT 总线端接，VDDQ 最小
值为 1.35V。 此器件包含高速运算放大器，可提供出
色的负载瞬变响应。 输出级可防止在 DDR-SDRAM
端接所需的应用中提供 1.5A 连续电流和最大 3A 的瞬
态峰值电流时发生直通。 LP2996A 还包含一个
挂起到 RAM (STR) 功能
低外部元件数
VSENSE 引脚（用于提供出色的负载调节），以及一个
热关断
VREF 输出（作为芯片组和 DIMM 的参考）。
-40°C 至 125°C 条件下推荐使用 LP2998/8Q
LP2996A 的一个附加特性是具有一个低电平有效关断
(SD) 引脚，该引脚提供“挂起到 RAM”(STR) 功能。 当
SD 下拉时，VTT 输出将变为三态，并提供高阻抗输
出，但 VREF 将保持有效。 在此模式下，可通过较低的
静态电流获得节能优势。
2 应用
•
•
•
•
•
DDR1、DDR2、DDR3 和 DDR3L 端接电压
FPGA
工业/医疗 PC
SSTL-2 和 SSTL-3 端接
HSTL 端接
器件信息(1)
封装
部件号
LP2996A
封装尺寸（标称值）
SO PowerPAD (8)
4.89mm x 3.90mm
(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。
简化电路原理图
LP2996A
VREF = 0.75V
VREF
SD
SD
+
0.01PF
220PF
VDDQ
AVIN
PVIN
VDDQ = 1.5V
VDD = 2.5V
VSENSE
VTT
VTT = 0.75V
+
+
GND
47PF
1
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
English Data Sheet: SNOSCY7
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
目录
7.2 Functional Block Diagram ...................................... 10
7.3 Feature Description................................................. 10
7.4 Device Functional Modes........................................ 10
Applications and Implementation ...................... 11
8.1 Application Information .......................................... 11
8.2 Typical Application .................................................. 13
Power Supply Recommendations...................... 18
1
2
3
4
5
特性.......................................................................... 1
应用.......................................................................... 1
说明.......................................................................... 1
修订历史记录 ........................................................... 2
Pin Configuration and Functions......................... 3
5.1 Pin Descriptions ........................................................ 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ..................................... 4
6.2 Handling Ratings ...................................................... 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 5
6.5 Electrical Characteristics........................................... 5
6.6 Typical Performance Characteristics ........................ 7
Detailed Description ............................................ 10
7.1 Overview ................................................................. 10
8
9
6
10 Layout................................................................... 19
10.1 Layout Guidelines ................................................. 19
10.2 Layout Examples................................................... 19
11 器件和文档支持 ..................................................... 21
11.1 商标....................................................................... 21
11.2 静电放电警告......................................................... 21
11.3 术语表 ................................................................... 21
12 机械封装和可订购信息 .......................................... 21
7
4 修订历史记录
日期
修订版本
注释
2014 年 6 月
*
最初发布。
2
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
5 Pin Configuration and Functions
SO PowerPAD
8 LEAD DDA
TOP VIEW
1
2
3
4
8
7
6
5
VTT
GND
PVIN
AVIN
VDDQ
SD
VSENSE
VREF
GND
Pin Functions
PIN
1
TYPE
GND
SD
DESCRIPTION
Ground
2
Shutdown
3
VSENSE
VREF
VDDQ
AVIN
PVIN
VTT
Feedback pin for regulating VTT.
4
Buffered internal reference voltage of VDDQ/2
Input for internal reference equal to VDDQ/2
Analog input pin
5
6
7
Power input pin
8
Output voltage for connection to termination resistors
Exposed pad thermal connection. Connect to Ground.
EP
5.1 Pin Descriptions
AVIN AND PVIN AVIN and PVIN are the input supply pins for the LP2996A. AVIN is used to supply all the internal control circuitry. PVIN,
however, is used exclusively to provide the rail voltage for the output stage used to create VTT. These pins have the
capability to work off separate supplies depending on the application. Higher voltages on PVIN will increase the
maximum continuous output current because of output RDSON limitations at voltages close to VTT. The disadvantage
of high values of PVIN is that the internal power loss will also increase, thermally limiting the design. For SSTL-2
applications, a good compromise would be to connect the AVIN and PVIN directly together at 2.5 V. This eliminates the
need for bypassing the two supply pins separately. The only limitation on input voltage selection is that PVIN must be
equal to or lower than AVIN. It is recommended to connect PVIN to voltage rails equal to or less than 3.3 V to prevent
the thermal limit from tripping because of excessive internal power dissipation. If the junction temperature exceeds the
thermal shutdown than the part will enter a shutdown state identical to the manual shutdown where VTT is tri-stated and
VREF remains active.
VDDQ
VDDQ is the input used to create the internal reference voltage for regulating VTT. The reference voltage is generated
from a resistor divider of two internal 50 kΩ resistors. This ensures that VTT will track VDDQ / 2 precisely. The optimal
implementation of VDDQ is as a remote sense. This can be achieved by connecting VDDQ directly to the 2.5 V rail at
the DIMM instead of AVIN and PVIN. This ensures that the reference voltage tracks the DDR memory rails precisely
without a large voltage drop from the power lines. For SSTL-2 applications VDDQ will be a 2.5 V signal, which will
create a 1.25 V termination voltage at VTT (See Electrical Characteristics Table for exact values of VTT over
temperature).
The purpose of the sense pin is to provide improved remote load regulation. In most motherboard applications the
termination resistors will connect to VTT in a long plane. If the output voltage was regulated only at the output of the
LP2996A then the long trace will cause a significant IR drop resulting in a termination voltage lower at one end of the
bus than the other. The VSENSE pin can be used to improve this performance, by connecting it to the middle of the bus.
This will provide a better distribution across the entire termination bus. If remote load regulation is not used then the
VSENSE pin must still be connected to VTT. Care should be taken when a long VSENSE trace is implemented in close
proximity to the memory. Noise pickup in the VSENSE trace can cause problems with precise regulation of VTT. A small
0.1 uF ceramic capacitor placed next to the VSENSE pin can help filter any high frequency signals and preventing errors.
VSENSE
SHUTDOWN
The LP2996A contains an active low shutdown pin that can be used to tri-state VTT. During shutdown VTT should not
be exposed to voltages that exceed AVIN. With the shutdown pin asserted low the quiescent current of the LP2996A
will drop, however, VDDQ will always maintain its constant impedance of 100 kΩ for generating the internal reference.
Therefore to calculate the total power loss in shutdown both currents need to be considered. For more information refer
to the Thermal Dissipation section. The shutdown pin also has an internal pull-up current, therefore to turn the part on
the shutdown pin can either be connected to AVIN or left open.
Copyright © 2014, Texas Instruments Incorporated
3
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
Pin Descriptions (continued)
VREF
VREF provides the buffered output of the internal reference voltage VDDQ / 2. This output should be used to provide the
reference voltage for the Northbridge chipset and memory. Since these inputs are typically an extremely high
impedance, there should be little current drawn from VREF. For improved performance, an output bypass capacitor can
be used, located close to the pin, to help with noise. A ceramic capacitor in the range of 0.1 µF to 0.01 µF is
recommended. This output remains active during the shutdown state and thermal shutdown events for the suspend to
RAM functionality.
VTT
VTT is the regulated output that is used to terminate the bus resistors. It is capable of sinking and sourcing current while
regulating the output precisely to VDDQ / 2. The LP2996A is designed to handle peak transient currents of up to ± 3 A
with a fast transient response. The maximum continuous current is a function of VIN and can be viewed in the Typical
Performance Characteristics section. If a transient is expected to last above the maximum continuous current rating for
a significant amount of time then the output capacitor should be sized large enough to prevent an excessive voltage
drop. Despite the fact that the LP2996A is designed to handle large transient output currents it is not capable of
handling these for long durations, under all conditions. The reason for this is the standard packages are not able to
thermally dissipate the heat as a result of the internal power loss. If large currents are required for longer durations,
then care should be taken to ensure that the maximum junction temperature is not exceeded. Proper thermal derating
should always be used (please refer to the Thermal Dissipation section). If the junction temperature exceeds the
thermal shutdown point than VTT will tri-state until the part returns below the hysteretic trip-point.
6 Specifications
(1)(2)
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
MIN
−0.3
–0.3
−0.3
MAX
6
UNIT
AVIN to GND
V
PVIN to GND
VDDQ(3)
AVIN
6
V
Junction Temperature
Lead Temperature (Soldering, 10 sec)
150
260
°C
°C
(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating range indicates conditions for which
the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and test conditions
see Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(3) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
6.2 Handling Ratings
MIN
MAX
UNIT
Tstg
Storage temperature range
Electrostatic discharge
−65
150
°C
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all
pins(1)
V(ESD)
1
kV
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
0
NOM
MAX
UNIT
°C
Junction Temp. Range(1)
AVIN to GND
125
5.5
2.2
0
V
PVIN Supply Voltage
SD Input Voltage
AVIN
AVIN
0
(1) At elevated temperatures, devices must be derated based on thermal resistance.
4
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
6.4 Thermal Information
SO PowerPAD-8 DDA
THERMAL METRIC(1)(2)(3)
UNIT
8 PINS
56.5
65.1
36.5
15.9
36.5
8.4
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
RθJC(top)
RθJB
°C/W
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
ψJB
RθJC(bot)
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The package thermal impedance is calculated in accordance with JESD 51-7
(3) Thermal Resistances were simulated on a 4 layer, JEDEC board.
6.5 Electrical Characteristics
Specifications are for TJ = 25°C and apply over the full Operating Temperature Range (TJ = 0°C to +125°C)(1). Unless
otherwise specified, AVIN = PVIN = 2.5V, VDDQ = 2.5V(2)
.
PARAMETER
TEST CONDITIONS
VIN = VDDQ = 2.3 V
MIN
1.135
1.235
1.335
0.837
0.887
0.936
0.669
0.743
0.793
TYP
1.158
1.258
1.358
0.860
0.910
0.959
0.684
0.758
0.808
2.5
MAX
1.185
1.285
1.385
0.887
0.937
0.986
0.699
0.773
0.823
UNIT
VREF voltage (DDR I)
VIN = VDDQ = 2.5 V
VIN = VDDQ = 2.7 V
PVIN = VDDQ = 1.7 V
PVIN = VDDQ = 1.8 V
PVIN = VDDQ = 1.9 V
PVIN = VDDQ = 1.35V
PVIN = VDDQ = 1.5V
PVIN = VDDQ = 1.6V
IREF = –30 to +30 µA
IOUT = 0 A
VREF voltage (DDR II)
VREF Voltage (DDR III)
VREF
V
ZVREF
VTT
VREF Output Impedance
kΩ
(3)
VTT Output Voltage (DDR I)
VIN = VDDQ = 2.3 V
VIN = VDDQ = 2.5 V
VIN = VDDQ = 2.7 V
IOUT = +/– 1.5 A
1.120
1.210
1.320
1.159
1.259
1.359
1.190
1.290
1.390
V
VIN = VDDQ = 2.3 V
VIN = VDDQ = 2.5 V
VIN = VDDQ = 2.7 V
IOUT = 0 A, AVIN = 2.5 V
PVIN = VDDQ = 1.7 V
PVIN = VDDQ = 1.8 V
PVIN = VDDQ = 1.9 V
IOUT = +/– 0.5A, AVIN = 2.5 V
PVIN = VDDQ = 1.7 V
PVIN = VDDQ = 1.8 V
PVIN = VDDQ = 1.9 V
1.125
1.225
1.325
1.159
1.259
1.359
1.190
1.290
1.390
(3)
VTT Output Voltage (DDR II)
0.822
0.874
0.923
0.856
0.908
0.957
0.887
0.939
0.988
V
0.820
0.870
0.920
0.856
0.908
0.957
0.890
0.940
0.990
(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using
Statistical Quality Control (SQC) methods. The limits are used to calculate Texas Instruments' Average Outgoing Quality Level (AOQL).
(2) VIN is defined as VIN = AVIN = PVIN.
(3) VTT load regulation is tested by using a 10 ms current pulse and measuring VTT
.
Copyright © 2014, Texas Instruments Incorporated
5
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
Electrical Characteristics (continued)
Specifications are for TJ = 25°C and apply over the full Operating Temperature Range (TJ = 0°C to +125°C)(1). Unless
otherwise specified, AVIN = PVIN = 2.5V, VDDQ = 2.5V(2)
.
PARAMETER
TEST CONDITIONS
IOUT = 0A, AVIN = 2.5 V
PVIN = VDDQ = 1.35V
PVIN = VDDQ = 1.5 V
PVIN = VDDQ = 1.6 V
MIN
TYP
MAX
UNIT
(3)
VTT Output Voltage (DDR III)
0.656
0.731
0.781
0.677
0.752
0.802
0.698
0.773
0.823
IOUT = +0.2A, AVIN = 2.5V
PVIN = VDDQ = 1.35V
0.667
0.641
0.740
0.731
0.790
0.781
0.688
0.673
0.763
0.752
0.813
0.802
0.710
0.694
0.786
0.773
0.836
0.823
IOUT = -0.2A, AVIN = 2.5V
PVIN = VDDQ = 1.35V
V
IOUT = +0.4 A, AVIN = 2.5 V
PVIN = VDDQ = 1.5 V
IOUT = –0.4 A, AVIN = 2.5 V
PVIN = VDDQ = 1.5 V
IOUT = +0.5A, AVIN = 2.5 V
PVIN = VDDQ = 1.6 V
IOUT = -0.5 A, AVIN = 2.5 V
PVIN = VDDQ = 1.6 V
VOSVtt
IOUT = 0 A
–30
–30
–30
–30
–30
–30
–30
–30
–30
–30
0
0
30
30
30
30
30
30
30
30
30
30
500
VTT Output Voltage Offset (VREF
VTT) for DDR I
–
–
IOUT = –1.5 A
IOUT = 1.5 A
IOUT = 0 A
(3)
0
VTT Output Voltage Offset (VREF
0
(3)
VTT) for DDR II
IOUT = –0.5 A
IOUT = 0.5 A
IOUT = 0 A
0
mV
0
VTT Output Voltage Offset (VREF
–
0
(3)
VTT) for DDR III
IOUT = ±0.2 A
IOUT = ±0.4 A
IOUT = ±0.5 A
IOUT = 0 A
0
0
0
(4)
IQ
Quiescent Current
320
100
115
2
µA
ZVDDQ
VDDQ Input Impedance
kΩ
(4)
ISD
IQ_SD
VIH
Quiescent current in shutdown
Shutdown leakage current
SD = 0 V
SD = 0 V
150
5
µA
V
Minimum Shutdown High Level
Maximum Shutdown Low Level
1.9
VIL
0.8
10
SD = 0 V
VTT = 1.25 V
Iv
VTT leakage current in shutdown
1
µA
nA
ISENSE
TSD
VSENSE Input current
13
165
10
(5)
Thermal Shutdown
°C
TSD_HYS Thermal Shutdown Hysteresis
(4) Quiescent current defined as the current flow into AVIN.
(5) The maximum allowable power dissipation is a function of the maximum junction temperature, TJ(MAX), the junction to ambient thermal
resistance, θJA, and the ambient temperature, TA. Exceeding the maximum allowable power dissipation will cause excessive die
temperature and the regulator will go into thermal shutdown.
6
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
6.6 Typical Performance Characteristics
400
350
300
250
200
150
100
50
1050
900
750
600
450
300
150
0
2
2
0
2.5
3
3.5
4
4.5
5
5.5
5.5
6
2
2.5
3
3.5
4
4.5
5
5.5
30
6
AVIN (V)
AVIN (V)
Figure 1. IQ vs AVIN In SD
Figure 2. IQ vs AvIN
4
3.5
3
1.40
1.35
1.30
1.25
1.20
1.15
1.10
2.5
2
1.5
1
0.5
2.5
3
3.5
4
4.5
5
-30
-20
-10
0
10
20
AVIN (V)
IREF (uA)
Figure 3. VIH and VIL
Figure 4. VREF vs IREF
3
2.5
2
3
2.5
2
1.5
1
1.5
1
0.5
0
0.5
0
1
2
3
4
5
0
1
2
3
4
5
VDDQ (V)
VDDQ (V)
Figure 5. VREF vs VDDQ
Figure 6. VTT vs VDDQ
Copyright © 2014, Texas Instruments Incorporated
7
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
Typical Performance Characteristics (continued)
400
1050
900
750
600
450
300
150
0
85oC
350
0oC
300
25oC
125oC
250
0oC
200
150
100
50
2
2.5
3
3.5
4
4.5
5
5.5
2
2.5
3
3.5
4
4.5
5
5.5
AVIN (V)
AVIN (V)
Figure 7. IQ vs AFIN in SD Temperature
Figure 8. IQ vs AVIN Temperature
1.4
1.2
1
1.8
1.7
1.6
1.5
1.4
1.3
1.2
1.1
0.8
0.6
0.4
0.2
0
2
2.5
3
3.5
4
4.5
5
5.5
2
2.5
3
3.5
4
4.5
5
5.5
AVIN (V)
AVIN (V)
Figure 9. Maximum Sourcing Current vs AVIN
(VDDQ = 2.5 V, PVIN = 1.8 V)
Figure 10. Maximum Sourcing Current vs AVIN
(VDDQ = 2.5 V, PVIN = 2.5 V)
3
2.8
2.6
2.4
2.2
2
3.0
2.8
2.6
2.4
2.2
2.0
1.8
1.6
3
3.5
4
4.5
5
5.5
2
2.5
3
3.5
4
4.5
5
5.5
AVIN (V)
AVIN (V)
Figure 11. Maximum Sourcing Current vs AVIN
(VDDQ = 2.5 V, PVIN = 3.3 V)
Figure 12. Maximum Sinking Current vs AVIN
(VDDQ = 2.5 V)
8
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
Typical Performance Characteristics (continued)
1.4
1.2
1
2.4
2.2
2
0.8
0.6
0.4
0.2
0
1.8
1.6
1.4
1.2
1
2
2.5
3
3.5
4
4.5
5
5.5
2
2.5
3
3.5
4
4.5
5
5.5
AVIN (V)
AVIN (V)
Figure 13. Maximum Sourcing Current vs AVIN
(VDDQ = 1.8 V, PVIN = 1.8 V)
Figure 14. Maximum Sinking Current vs AVIN
(VDDQ = 1.8 V)
3
2.8
2.6
2.4
2.2
2
3
3.5
4
4.5
5
5.5
AVIN (V)
Figure 15. Maximum Sourcing Current vs AVIN
(VDDQ = 1.8 V, PVIN = 3.3 V)
Copyright © 2014, Texas Instruments Incorporated
9
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
7 Detailed Description
7.1 Overview
The LP2996A linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-
SDRAM. The device also supports DDR2, DDR3 and DDR3L VTT bus termination with VDDQ min of 1.35V. The
device contains a high-speed operational amplifier to provide excellent response to load transients. The output
stage prevents shoot through while delivering 1.5A continuous current and transient peaks up to 3A in the
application as required for DDR-SDRAM termination.
7.2 Functional Block Diagram
VDDQ
AVIN
PVIN
SD
50k
50k
-
+
-
VREF
VTT
+
VSENSE
GND
7.3 Feature Description
The LP2996A is a linear bus termination regulator designed to meet the JEDEC requirements of SSTL-2. The
output, VTT is capable of sinking and sourcing current while regulating the output voltage equal to VDDQ / 2. The
output stage has been designed to maintain excellent load regulation while preventing shoot through. The
LP2996A also incorporates two distinct power rails that separates the analog circuitry from the power output
stage. This allows a split rail approach to be utilized to decrease internal power dissipation. It also permits the
LP2996A to provide a termination solution for DDR2-SDRAM, DDR3-SDRAM and DDR3L-SDRAM memory. For
wide temperature designs, the LP2998/8Q is recommended for all DDR applications.
7.4 Device Functional Modes
The LP2996A can also be used to provide a termination voltage for other logic schemes such as SSTL-3 or
HSTL. Series Stub Termination Logic (SSTL) was created to improve signal integrity of the data transmission
across the memory bus. This termination scheme is essential to prevent data error from signal reflections while
transmitting at high frequencies encountered with DDR-SDRAM. The most common form of termination is Class
II single parallel termination. This involves one RS series resistor from the chipset to the memory and one RT
termination resistor. Typical values for RS and RT are 25 Ω, although these can be changed to scale the current
requirements from the LP2996A. This implementation can be seen below in Figure 16.
VDD
VTT
RT
MEMORY
RS
CHIPSET
VREF
Figure 16. SSTL-Termination Scheme
10
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
8 Applications and Implementation
8.1 Application Information
8.1.1 Input Capacitor
The LP2996A does not require a capacitor for input stability, but it is recommended for improved performance
during large load transients to prevent the input rail from dropping. The input capacitor should be located as
close as possible to the PVIN pin. Several recommendations exist dependent on the application required. A
typical value recommended for AL electrolytic capacitors is 50 µF. Ceramic capacitors can also be used, a value
in the range of 10 µF with X5R or better would be an ideal choice. The input capacitance can be reduced if the
LP2996A is placed close to the bulk capacitance from the output of the 2.5 V DC-DC converter. If the two supply
rails (AVIN and PVIN) are separated then the 47 uF capacitor should be placed as close to possible to the PVIN
rail. An additional 0.1 uF ceramic capacitor can be placed on the AVIN rail to prevent excessive noise from
coupling into the device.
8.1.2 Output Capacitor
The LP2996A has been designed to be insensitive of output capacitor size or ESR (Equivalent Series
Resistance). This allows the flexibility to use any capacitor desired. The choice for output capacitor will be
determined solely on the application and the requirements for load transient response of VTT. As a general
recommendation the output capacitor should be sized above 100 µF with a low ESR for SSTL applications with
DDR-SDRAM. The value of ESR should be determined by the maximum current spikes expected and the extent
at which the output voltage is allowed to droop. Several capacitor options are available on the market and a few
of these are highlighted below:
AL - It should be noted that many aluminum electrolytics only specify impedance at a frequency of 120 Hz, which
indicates they have poor high frequency performance. Only aluminum electrolytics that have an impedance
specified at a higher frequency (between 20 kHz and 100 kHz) should be used for the LP2996A. To improve the
ESR several AL electrolytics can be combined in parallel for an overall reduction. An important note to be aware
of is the extent at which the ESR will change over temperature. Aluminum electrolytic capacitors can have their
ESR rapidly increase at cold temperatures.
Ceramic - Ceramic capacitors typically have a low capacitance, in the range of 10 to 100 µF range, but they have
excellent AC performance for bypassing noise because of very low ESR (typically less than 10 mΩ). However,
some dielectric types do not have good capacitance characteristics as a function of voltage and temperature.
Because of the typically low value of capacitance it is recommended to use ceramic capacitors in parallel with
another capacitor such as an aluminum electrolytic. A dielectric of X5R or better is recommended for all ceramic
capacitors.
Hybrid - Several hybrid capacitors such as OS-CON and SP are available from several manufacturers. These
offer a large capacitance while maintaining a low ESR. These are the best solution when size and performance
are critical, although their cost is typically higher than any other capacitor.
8.1.3 Thermal Dissipation
Since the LP2996A is a linear regulator any current flow from VTT will result in internal power dissipation
generating heat. To prevent damaging the part from exceeding the maximum allowable junction temperature,
care should be taken to derate the part dependent on the maximum expected ambient temperature and power
dissipation. The maximum allowable internal temperature rise (TRmax) can be calculated given the maximum
ambient temperature (TAmax) of the application and the maximum allowable junction temperature (TJmax).
TRmax = TJmax − TAmax
(1)
From this equation, the maximum power dissipation (PDmax) of the part can be calculated:
PDmax = TRmax / θJA
(2)
The θJA of the LP2996A will be dependent on several variables: the package used; the thickness of copper; the
number of vias and the airflow.
Copyright © 2014, Texas Instruments Incorporated
11
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
Application Information (continued)
180
170
160
150
140
130
120
110
100
90
SOP Board
JEDEC Board
80
0
200
400
600
800
1000
AIRFLOW (Linear Feet per Minute)
Figure 17. ΘJA vs Airflow
Additional improvements can be made by the judicious use of vias to connect the part and dissipate heat to an
internal ground plane. Using larger traces and more copper on the top side of the board can also help. With
careful layout it is possible to reduce the θJA further than the nominal values shown in Figure 17.
Layout is also extremely critical to maximize the output current with the SO PowerPAD package. By simply
placing vias under the DAP the θJA can be lowered significantly.
Additional improvements in lowering the θJA can also be achieved with a constant airflow across the package.
Maintaining the same conditions as above and utilizing the 2x2 via array, Figure 18 shows how the θJA varies
with airflow.
51
50
49
48
47
46
45
0
100
200
300
400
500
600
AIRFLOW (Linear Feet Per Minute)
Figure 18. ΘJA vs Airflow Speed (Jedec Board with 4 Vias)
Optimizing the θJA and placing the LP2996A in a section of a board exposed to lower ambient temperature
allows the part to operate with higher power dissipation. The internal power dissipation can be calculated by
summing the three main sources of loss: output current at VTT, either sinking or sourcing, and quiescent current
at AVIN and VDDQ. During the active state (when shutdown is not held low) the total internal power dissipation
can be calculated from the following equations:
PD = PAVIN + PVDDQ + PVTT
where
PAVIN = IAVIN * VAVIN
(3)
(4)
(5)
PVDDQ = VVDDQ * IVDDQ = VVDDQ2 x RVDDQ
To calculate the maximum power dissipation at VTT both conditions at VTT need to be examined, sinking and
sourcing current. Although only one equation will add into the total, VTT cannot source and sink current
simultaneously.
PVTT = VVTT x ILOAD (Sinking) or
(6)
12
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
Application Information (continued)
PVTT = ( VPVIN - VVTT) x ILOAD (Sourcing
(7)
The power dissipation of the LP2996A can also be calculated during the shutdown state. During this condition
the output VTT will tri-state, therefore that term in the power equation will disappear as it cannot sink or source
any current (leakage is negligible). The only losses during shutdown will be the reduced quiescent current at
AVIN and the constant impedance that is seen at the VDDQ pin.
PD = PAVIN + PVDDQ
(8)
(9)
PAVIN = IAVIN x VAVIN
PVDDQ = VVDDQ * IVDDQ = VVDDQ2 x RVDDQ
(10)
8.2 Typical Application
Several different application circuits are shown below to illustrate some of the options that are possible in
configuring the LP2996A. Graphs of the individual circuit performance can be found in the Typical Performance
Characteristics section in the beginning of the datasheet. These curves illustrate how the maximum output
current is affected by changes in AVIN and PVIN.
8.2.1 Typical Application Circuit
LP2996A
VREF = 0.75V
VREF
SD
SD
+
0.01PF
VDDQ
VDDQ = 1.5V
VSENSE
AVIN
PVIN
VDD = 2.5V
VTT
VTT = 0.75V
+
+
GND
47PF
220PF
Figure 19. Typical Application Circuit
8.2.2 DDR-III Applications
With the separate VDDQ pin and an internal resistor divider it is possible to use the LP2996A in applications
utilizing DDR-III memory. The output stage is connected to the 1.5 V rail and the AVIN pin can be connected to a
2.2 V - 5.5 V rail.
LP2996A
VREF = 0.75V
VREF
SD
SD
+
CREF
VDDQ
VDDQ = 1.5V
VSENSE
AVIN
PVIN
AVIN = 2.2V to 5.5V
PVIN = 1.5V
VTT
VTT = 0.75V
+
+
GND
COUT
CIN
Figure 20. Recommended DDR-III Termination
If it is not desirable to use the 1.5 V - 2.5 V rail it is possible to connect the output stage to a 3.3 V rail. Care
should be taken to not exceed the maximum junction temperature as the thermal dissipation increases with lower
VTT output voltages. For this reason it is not recommended to power PVIN off a rail higher than the nominal 3.3
V. The advantage of this configuration is that it has the ability to source and sink a higher maximum continuous
current.
Copyright © 2014, Texas Instruments Incorporated
13
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
Typical Application (continued)
8.2.3 DDR-II Applications
With the separate VDDQ pin and an internal resistor divider it is possible to use the LP2996A in applications
utilizing DDR-II memory. Figure 24 and Figure 25 show several implementations of recommended circuits with
output curves displayed in the Typical Performance Characteristics. Figure 24 shows the recommended circuit
configuration for DDR-II applications. The output stage is connected to the 1.8 V rail and the AVIN pin can be
connected to either a 3.3 V or 5 V rail. For DDR-III and DDR-III low power designs in wider temperature
applications, the LP2998/Q is recommended.
LP2996
VREF = 0.9V
VREF
SD
SD
+
CREF
VDDQ
VDDQ = 1.8V
VSENSE
AVIN
PVIN
AVIN = 2.2V to 5.5V
PVIN = 1.8V
VTT
VTT = 0.9V
+
+
GND
COUT
CIN
Figure 21. Recommended DDR-II Termination
If it is not desirable to use the 1.8 V rail it is possible to connect the output stage to a 3.3 V rail. Care should be
taken to not exceed the maximum junction temperature as the thermal dissipation increases with lower VTT
output voltages. For this reason it is not recommended to power PVIN off a rail higher than the nominal 3.3 V.
The advantage of this configuration is that it has the ability to source and sink a higher maximum continuous
current.
LP2996
VREF= 0.9V
VREF
SD
SD
+
CREF
VDDQ
VDDQ = 1.8V
VSENSE
AVIN
PVIN
AVIN = 3.3V or 5.5V
PVIN = 3.3V
VTT
VTT = 0.9V
+
+
GND
COUT
CIN
Figure 22. DDR-II Termination with Higher Voltage Rails
8.2.4 SSTL-2 Applications
For the majority of applications that implement the SSTL-2 termination scheme it is recommended to connect all
the input rails to the 2.5 V rail. This provides an optimal trade-off between power dissipation and component
count and selection. An example of this circuit can be seen in Figure 23.
14
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
Typical Application (continued)
LP2996
VREF = 1.25V
VREF
SD
SD
+
CREF
VDDQ
VDDQ = 2.5V
VSENSE
AVIN
PVIN
VDD = 2.5V
VTT
VTT = 1.25V
+
+
GND
COUT
CIN
Figure 23. Recommended SSTL-2 Implementation
If power dissipation or efficiency is a major concern then the LP2996A has the ability to operate on split power
rails. The output stage (PVIN) can be operated on a lower rail such as 1.8 V and the analog circuitry (AVIN) can
be connected to a higher rail such as 2.5 V, 3.3 V or 5 V. This allows the internal power dissipation to be lowered
when sourcing current from VTT. The disadvantage of this circuit is that the maximum continuous current is
reduced because of the lower rail voltage, although it is adequate for all motherboard SSTL-2 applications.
Increasing the output capacitance can also help if periods of large load transients will be encountered.
LP2996
VREF = 1.25V
VREF
SD
SD
+
CREF
VDDQ
VDDQ = 2.5V
VSENSE
AVIN
PVIN
AVIN = 2.2V to 5.5V
PVIN = 1.8V
VTT
VTT = 1.25V
+
+
GND
CIN
COUT
Figure 24. Lower Power Dissipation SSTL-2 Implementation
The third option for SSTL-2 applications in the situation that a 1.8 V rail is not available and it is not desirable to
use 2.5 V, is to connect the LP2996A power rail to 3.3 V. In this situation AVIN will be limited to operation on the
3.3 V or 5 V rail as PVIN can never exceed AVIN. This configuration has the ability to provide the maximum
continuous output current at the downside of higher thermal dissipation. Care should be taken to prevent the
LP2996A from experiencing large current levels which cause the junction temperature to exceed the maximum.
Because of this risk it is not recommended to supply the output stage with a voltage higher than a nominal 3.3 V
rail.
LP2996
VREF = 1.25V
VREF
SD
SD
+
CREF
VDDQ
VDDQ = 2.5V
VSENSE
AVIN
PVIN
AVIN = 3.3V or 5V
PVIN = 3.3V
VTT
VTT = 1.25V
+
+
GND
COUT
CIN
Figure 25. SSTL-2 Implementation with Higher Voltage Rails
Copyright © 2014, Texas Instruments Incorporated
15
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
Typical Application (continued)
8.2.5 Level Shifting
If standards other than SSTL-2 are required, such as SSTL-3, it may be necessary to use a different scaling
factor than 0.5 times VDDQ for regulating the output voltage. Several options are available to scale the output to
any voltage required. One method is to level shift the output by using feedback resistors from VTT to the VSENSE
pin. This has been illustrated in Figure 26 and Figure 27. Figure 26 shows how to use two resistors to level shift
VTT above the internal reference voltage of VDDQ/2. To calculate the exact voltage at VTT the following equation
can be used.
VTT = VDDQ/2 ( 1 + R1/R2)
(11)
LP2996
VDDQ
VDDQ
AVIN
PVIN
VDD
VTT
VTT
R1
R2
+
VSENSE
COUT
+
GND
CIN
Figure 26. Increasing VTT by Level Shifting
Conversely, the R2 resistor can be placed between VSENSE and VDDQ to shift the VTT output lower than the
internal reference voltage of VDDQ/2. The equations relating VTT and the resistors can be seen below:
VTT = VDDQ/2 (1 - R1/R2)
(12)
LP2996
R2
R1
VDDQ
VDDQ
AVIN
PVIN
VSENSE
VDD
VTT
VTT
COUT
+
+
GND
CIN
Figure 27. Decreasing VTT by Level Shifting
8.2.5.1 Output Capacitor Selection
For applications utilizing the LP2996A to terminate SSTL-2 I/O signals the typical application circuit shown in
Figure 27 can be implemented.
This circuit permits termination in a minimum amount of board space and component count. Capacitor selection
can be varied depending on the number of lines terminated and the maximum load transient. However, with
motherboards and other applications where VTT is distributed across a long plane it is advisable to use multiple
bulk capacitors and addition to high frequency decoupling. Figure 28 shown below depicts an example circuit
where 2 bulk output capacitors could be situated at both ends of the VTT plane for optimal placement. Large
aluminum electrolytic capacitors are used for their low ESR and low cost.
In most PC applications an extensive amount of decoupling is required because of the long interconnects
encountered with the DDR-SDRAM DIMMs mounted on modules. As a result bulk aluminum electrolytic
capacitors in the range of 1000uF are typically used.
16
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
Typical Application (continued)
8.2.6 HSTL Applications
The LP2996A can be easily adapted for HSTL applications by connecting VDDQ to the 1.5 V rail. This will produce
a VTT and VREF voltage of approximately 0.75 V for the termination resistors. AVIN and PVIN should be
connected to a 2.5 V rail for optimal performance.
LP2996
VREF = 0.75V
VREF
SD
SD
+
CREF
VDDQ
VDDQ = 1.5V
VSENSE
AVIN
PVIN
VDD = 2.5V
VTT
VTT = 0.75V
+
+
GND
COUT
CIN
Figure 28. HSTL Application
8.2.7 QDR Applications
Quad data rate (QDR) applications utilize multiple channels for improved memory performance. However, this
increase in bus lines has the effect of increasing the current levels required for termination. The recommended
approach in terminating multiple channels is to use a dedicated LP2996A for each channel. This simplifies layout
and reduces the internal power dissipation for each regulator. Separate VREF signals can be used for each DIMM
bank from the corresponding regulator with the chipset reference provided by a local resistor divider or one of the
LP2996A signals. Because VREF and VTT are expected to track and the part to part variations are minor, there
should be little difference between the reference signals of each LP2996A.
Copyright © 2014, Texas Instruments Incorporated
17
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
9 Power Supply Recommendations
There are several recommendations for the LP2996A input power supply. An input capacitor is not required but is
recommended for improved performance during large load transients to prevent the input rail from dropping. The
input capacitor should be located as close as possible to the PVIN pin. Several recommendations exist
dependent on the application required. A typical value recommended for AL electrolytic capacitors is 50 µF.
Ceramic capacitors can also be used, a value in the range of 10 µF with X5R or better would be an ideal choice.
The input capacitance can be reduced if the LP2996A is placed close to the bulk capacitance from the output of
the 2.5 V DC-DC converter. If the two supply rails (AVIN and PVIN) are separated then the 47 uF capacitor
should be placed as close to possible to the PVIN rail. An additional 0.1 uF ceramic capacitor can be placed on
the AVIN rail to prevent excessive noise from coupling into the device.
18
Copyright © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
10 Layout
10.1 Layout Guidelines
1. The input capacitor for the power rail should be placed as close as possible to the PVIN pin.
2. VSENSE should be connected to the VTT termination bus at the point where regulation is required. For
motherboard applications an ideal location would be at the center of the termination bus.
3. VDDQ can be connected remotely to the VDDQ rail input at either the DIMM or the Chipset. This provides the
most accurate point for creating the reference voltage.
4. For improved thermal performance excessive top side copper should be used to dissipate heat from the
package. Numerous vias from the ground connection to the internal ground plane will help. Additionally these
can be located underneath the package if manufacturing standards permit.
5. Care should be taken when routing the VSENSE trace to avoid noise pickup from switching I/O signals. A
0.1uF ceramic capacitor located close to the
can also be used to filter any unwanted high frequency
SENSE
signal. This can be an issue especially if long SENSE traces are used.
6. VREF should be bypassed with a 0.01 µF or 0.1 µF ceramic capacitor for improved performance. This
capacitor should be located as close as possible to the VREF pin.
10.2 Layout Examples
The LP2996A layout is very similar to the LP2998/Q layout. This is because the main difference between the two
IC's is the wider temperature range, -40°C to 125°C, which the LP2998/Q offers. As such, the below example
shows the layout from a LP2998EVM. These layout examples can be used to evaluate the LP2996A.
Figure 29. LP2998EVM SO PowerPAD Layout Example (Front)
Copyright © 2014, Texas Instruments Incorporated
19
LP2996A
ZHCSCM4 –JUNE 2014
www.ti.com.cn
Layout Examples (continued)
Figure 30. LP2998EVM SO PowerPAD Layout Example (Back)
20
版权 © 2014, Texas Instruments Incorporated
LP2996A
www.ti.com.cn
ZHCSCM4 –JUNE 2014
11 器件和文档支持
11.1 商标
All trademarks are the property of their respective owners.
11.2 静电放电警告
这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损
伤。
11.3 术语表
SLYZ022 — TI 术语表。
这份术语表列出并解释术语、首字母缩略词和定义。
12 机械封装和可订购信息
以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对
本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。
版权 © 2014, Texas Instruments Incorporated
21
PACKAGE OPTION ADDENDUM
www.ti.com
8-Sep-2022
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LP2996AMR/NOPB
LP2996AMRE/NOPB
LP2996AMRX/NOPB
ACTIVE SO PowerPAD
DDA
8
8
8
95
RoHS & Green
RoHS & Green
NIPDAU | SN
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
0 to 125
0 to 125
0 to 125
LP2996
AMR
Samples
Samples
Samples
ACTIVE SO PowerPAD
ACTIVE SO PowerPAD
DDA
250
NIPDAU | SN
NIPDAU | SN
LP2996
AMR
DDA
2500 RoHS & Green
LP2996
AMR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
8-Sep-2022
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE OUTLINE
DDA0008A
PowerPADTM SOIC - 1.7 mm max height
S
C
A
L
E
2
.
4
0
0
PLASTIC SMALL OUTLINE
C
6.2
5.8
TYP
SEATING PLANE
PIN 1 ID
AREA
A
0.1 C
6X 1.27
8
1
2X
5.0
4.8
3.81
NOTE 3
4
5
0.51
8X
0.31
4.0
3.8
1.7 MAX
B
0.25
C A B
NOTE 4
0.25
0.10
TYP
SEE DETAIL A
5
4
EXPOSED
THERMAL PAD
0.25
2.34
2.24
GAGE PLANE
0.15
0.00
0 - 8
1.27
0.40
1
8
DETAIL A
TYPICAL
2.34
2.24
4218825/A 05/2016
PowerPAD is a trademark of Texas Instruments.
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.
www.ti.com
EXAMPLE BOARD LAYOUT
DDA0008A
PowerPADTM SOIC - 1.7 mm max height
PLASTIC SMALL OUTLINE
(2.95)
NOTE 9
SOLDER MASK
DEFINED PAD
(2.34)
SOLDER MASK
OPENING
SEE DETAILS
8X (1.55)
1
8
8X (0.6)
(2.34)
SOLDER MASK
SYMM
(1.3)
TYP
OPENING
(4.9)
NOTE 9
6X (1.27)
5
4
(R0.05) TYP
METAL COVERED
BY SOLDER MASK
SYMM
(5.4)
(
0.2) TYP
VIA
(1.3) TYP
LAND PATTERN EXAMPLE
SCALE:10X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
METAL UNDER
SOLDER MASK
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4218825/A 05/2016
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
DDA0008A
PowerPADTM SOIC - 1.7 mm max height
PLASTIC SMALL OUTLINE
(2.34)
BASED ON
0.125 THICK
STENCIL
(R0.05) TYP
8X (1.55)
1
8
8X (0.6)
(2.34)
SYMM
BASED ON
0.125 THICK
STENCIL
6X (1.27)
5
4
METAL COVERED
BY SOLDER MASK
SYMM
(5.4)
SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES
SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X
STENCIL
THICKNESS
SOLDER STENCIL
OPENING
0.1
2.62 X 2.62
2.34 X 2.34 (SHOWN)
2.14 X 2.14
0.125
0.150
0.175
1.98 X 1.98
4218825/A 05/2016
NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
12. Board assembly site may have different recommendations for stencil design.
www.ti.com
重要声明和免责声明
TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，
不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验
证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务，TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE
邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022，德州仪器 (TI) 公司
相关型号：
©2020 ICPDF网 联系我们和版权申明