LP38842S-0.8/NOPB [TI]
具有使能功能的 1.5A、低输入电压 (0.915V)、超低压降稳压器 | KTT | 5 | -40 to 125;
| 型号： | LP38842S-0.8/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有使能功能的 1.5A、低输入电压 (0.915V)、超低压降稳压器 | KTT | 5 | -40 to 125 输出元件 稳压器 调节器 |
| 文件： | 总19页 (文件大小：592K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LP38842
www.ti.com
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
LP38842 1.5A Ultra Low Dropout Linear Regulators
Stable with Ceramic Output Capacitors
Check for Samples: LP38842
1
FEATURES
DESCRIPTION
The LP38842 is a high current, fast response
2
•
•
Ideal for Conversion from 1.8V or 1.5V Inputs
regulator which can maintain output voltage
regulation with minimum input to output voltage drop.
Fabricated on a CMOS process, the device operates
from two input voltages: Vbias provides voltage to
drive the gate of the N-MOS power transistor, while
Vin is the input voltage which supplies power to the
load. The use of an external bias rail allows the part
to operate from ultra low Vin voltages. Unlike bipolar
regulators, the CMOS architecture consumes
extremely low quiescent current at any output load
current. The use of an N-MOS power transistor
results in wide bandwidth, yet minimum external
capacitance is required to maintain loop stability.
Designed for use with low ESR Ceramic
Capacitors
•
0.8V, 1.2V and 1.5V Standard Voltages
Available
•
•
•
•
•
•
•
Ultra Low Dropout Voltage (115mV at 1.5A typ)
1.5% Initial Output Accuracy
Load Regulation of 0.1%/A (typical)
30nA Quiescent Current in Shutdown (typical)
Low Ground Pin Current at all Loads
Over Temperature/Over Current Protection
Available in 5 Lead TO-220 and DDPAK/TO-263
Packages
The fast transient response of these devices makes
them suitable for use in powering DSP,
Microcontroller Core voltages and Switch Mode
Power Supply post regulators. The parts are available
in TO-220 and DDPAK/TO-263 packages.
•
−40°C to +125°C Junction Temperature Range
APPLICATIONS
Dropout Voltage: 115 mV (typ) at 1.5A load current.
Quiescent Current: 30 mA (typ) at full load.
•
ASIC Power Supplies In:
–
Desktops, Notebooks, and Graphics Cards,
Servers
Shutdown Current: 30 nA (typ) when S/D pin is low.
–
Gaming Set Top Boxes, Printers and
Copiers
Precision Output Voltage: 1.5% room temperature
accuracy.
•
•
•
Server Core and I/O Supplies
DSP and FPGA Power Supplies
SMPS Post-Regulator
TYPICAL APPLICATION CIRCUIT
LP38842
IN
OUT
S/D
IN
OUT
10 mF
Ceramic
4.7 mF*
BIAS
5V ± 10%
BIAS
S/D
GND
0.1 mF
GND
GND
* Minimum value required if Tantalum capacitor is used (see Application Hints).
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2004–2013, Texas Instruments Incorporated
LP38842
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
CONNECTION DIAGRAM
Figure 1. TO-220, Top View
Figure 2. DDPAK/TO-263, Top View
Pin DESCRIPTIONS
Pin Name
Description
BIAS
The bias pin is used to provide the low current bias voltage to the chip which operates the internal circuitry and
provides drive voltage for the N-FET.
OUTPUT
GND
The regulated output voltage is connected to this pin.
This is both the power and analog ground for the IC. Note that both pin three and the tab of the TO-220 and
DDPAK/TO-263 packages are at ground potential. Pin three and the tab should be tied together using the PC board
copper trace material and connected to circuit ground.
INPUT
The high current input voltage which is regulated down to the nominal output voltage must be connected to this pin.
Because the bias voltage to operate the chip is provided separately, the input voltage can be as low as a few hundred
millivolts above the output voltage.
SHUTDOWN
This provides a low power shutdown function which turns the regulated output OFF. Tie to VBIAS if this function is not
used.
BLOCK DIAGRAM
2
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LP38842
LP38842
www.ti.com
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
(1)(2)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature Range
Lead Temp. (Soldering, 5 seconds)
ESD Rating
−65°C to +150°C
260°C
(3)
Human Body Model
2 kV
200V
(4)
Machine Model
(5)
Power Dissipation
Internally Limited
−0.3V to +6V
VIN Supply Voltage (Survival)
VBIAS Supply Voltage (Survival)
Shutdown Input Voltage (Survival)
IOUT (Survival)
−0.3V to +7V
−0.3V to +7V
Internally Limited
−0.3V to +6V
Output Voltage (Survival)
Junction Temperature
−40°C to +150°C
(1) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for
which the device is intended to be functional, but do not ensure specific performance limits. For specifications, see Electrical
Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Semiconductor Sales Office/Distributors for
availability and specifications.
(3) The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin.
(4) The machine model is a 220 pF capacitor discharged directly into each pin.
(5) At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink thermal values.
θJ-A for TO-220 devices is 65°C/W if no heatsink is used. If the TO-220 device is attached to a heatsink, a θJ-S value of 4°C/W can be
assumed. θJ-A for DDPAK/TO-263 devices is approximately 35°C/W if soldered down to a copper plane which is at least 1 square inches
in area. If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.
RECOMMENDED OPERATING CONDITIONS
VIN Supply Voltage
(VOUT + VDO) to 5.5V
0 to +5.5V
Shutdown Input Voltage
IOUT
1.5A
Operating Junction Temperature Range
−40°C to +125°C
4.5V to 5.5V
0.8V to 1.5V
VBIAS Supply Voltage
VOUT
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LP38842
LP38842
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
www.ti.com
ELECTRICAL CHARACTERISTICS
Limits in standard typeface are for TJ = 25°C, and limits in boldface type apply over the full operating temperature range.
Unless otherwise specified: VIN = VO(NOM) + 1V, VBIAS = 4.5V, IL = 10 mA, CIN = 10 µF CER, COUT = 22 µF CER, CBIAS = 1
µF CER, VS/D = VBIAS. Min/Max limits are specified through testing, statistical correlation, or design.(1)
(2)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VO
Output Voltage Tolerance
10 mA < IL < 1.5A
VO(NOM) + 1V ≤ VIN ≤ 5.5V
4.5V ≤ VBIAS ≤ 5.5V
0.788
0.776
0.812
0.824
0.8
1.182
1.164
1.218
1.236
1.2
V
1.478
1.455
1.523
1.545
1.5
0.01
0.1
(3)
ΔVO/ΔVIN
ΔVO/ΔIL
Output Voltage Line Regulation
Output Voltage Load Regulation
VO(NOM) + 1V ≤ VIN ≤ 5.5V
%/V
%/A
(4)
10 mA < IL < 1.5A
0.4
1.1
(5)
VDO
Dropout Voltage
IL = 1.5A
175
315
115
30
mV
mA
µA
IQ(VIN
)
Quiescent Current Drawn from VIN 10 mA < IL < 1.5A
Supply
35
40
V
S/D ≤ 0.3V
10 mA < IL < 1.5A
S/D ≤ 0.3V
1
30
0.06
2
IQ(VBIAS
)
Quiescent Current Drawn from
VBIAS Supply
4
6
mA
V
1
30
0.03
4
µA
A
ISC
Short-Circuit Current
VOUT = 0V
Shutdown Input
VSDT
Output Turn-off Threshold
Output = ON
0.7
0.7
20
15
1
1.3
V
µs
Output = OFF
0.3
Td (OFF)
Td (ON)
IS/D
Turn-OFF Delay
Turn-ON Delay
S/D Input Current
RLOAD X COUT << Td (OFF)
RLOAD X COUT << Td (ON)
VS/D =1.3V
µA
VS/D ≤ 0.3V
−1
65
35
θJ-A
Junction to Ambient Thermal
Resistance
TO-220, No Heatsink
°C/W
DDPAK/TO-263, 1 sq.in Copper
AC Parameters
PSRR (VIN
)
Ripple Rejection for VIN Input
Voltage
VIN = VOUT +1V, f = 120 Hz
80
VIN = VOUT + 1V, f = 1 kHz
VBIAS = VOUT + 3V, f = 120 Hz
VBIAS = VOUT + 3V, f = 1 kHz
f = 120 Hz
65
58
58
1
dB
PSRR (VBIAS
)
Ripple Rejection for VBIAS Voltage
en
Output Noise Density
µV/Hz
Output Noise Voltage
VOUT = 1.5V
BW = 10 Hz − 100 kHz
BW = 300 Hz − 300 kHz
150
90
µV (rms)
(1) If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to
ground.
(2) Typical numbers represent the most likely parametric norm for 25°C operation.
(3) Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
(4) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load
to full load.
(5) Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value.
4
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LP38842
LP38842
www.ti.com
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
TYPICAL PERFORMANCE CHARACTERISTICS
Unless otherwise specified: TJ = 25°C, CIN = 10 µF CER, COUT = 22 µF CER, CBIAS = 1 µF CER, S/D Pin is tied to VBIAS, VOUT
= 1.2V, IL = 10mA, VBIAS = 5V, VIN = VOUT + 1V.
VBIAS Transient Response
Load Transient Response
I
LOAD
2
1
0
V
6
5
4
BIAS
10
0
V
OUT
50
0
V
OUT
I
L
= 10 mA
-10
V
V
= 1.2V
OUT
V
= 0.8V
OUT
-50
= 1.7V
IN
C
= 22 mF Cer
OUT
20 ms/DIV
50 ms/DIV
Figure 3.
Figure 4.
Load Transient Response
Dropout Voltage Over Temperature
200
125oC
VBIAS = 5V
I
LOAD
2
1
0
160
120
80
25oC
50
0
V
OUT
-40oC
40
0
C
= 4.7 mF Tantalum
OUT
-50
V
= 0.8V
OUT
0
0.5
1.0
1.5
50 ms/DIV
LOAD CURRENT (A)
Figure 5.
Figure 6.
VOUT
vs
Temperature
VBIAS PSRR
100
1.55
1.54
1.53
1.52
1.51
1.50
1.49
1.48
1.47
1.46
1.45
90
C
= 4.7 mF Tantalum
OUT
_
80
I
= 10 mA
LOAD
_
70
_
60
_
50
_
40
_
30
_
20
_
10
_
0
1000
10000
_
100000
_
-40 -20
0
20 40 60 80 100 120 140
1000000_
TEMPERATURE (oC)
FREQUENCY (Hz)
Figure 7.
Figure 8.
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LP38842
LP38842
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise specified: TJ = 25°C, CIN = 10 µF CER, COUT = 22 µF CER, CBIAS = 1 µF CER, S/D Pin is tied to VBIAS, VOUT
= 1.2V, IL = 10mA, VBIAS = 5V, VIN = VOUT + 1V.
VBIAS PSRR
VIN PSRR
100
90
80
70
60
50
40
30
20
10
0
80
70
60
50
40
30
20
10
0
C
C
= 4.7 mF Tantalum
= 1 mF Tantalum
OUT
C
= 1 mF Tantalum
BIAS
= 0
I
L
BIAS
V
OUT
= 1.2V
I
L
= 10 mA
100
1000
10000
100000 1000000
1000
10000
100000
1000000
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 9.
Figure 10.
Output Noise Voltage
1.8
V
OUT
= 1.2V
1.6
1.4
I
= 1A
L
C
= 100 mF Tant.
OUT
1.2
1.0
0.8
0.6
0.4
0.2
0
1
100
10k
1M
FREQUENCY (MHz)
Figure 11.
6
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LP38842
LP38842
www.ti.com
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
Application Hints
EXTERNAL CAPACITORS
To assure regulator stability, input and output capacitors are required as shown in the TYPICAL APPLICATION
CIRCUIT.
OUTPUT CAPACITOR
An output capacitor is required on the LP3884X devices for loop stability. The minimum value of capacitance
necessary depends on type of capacitor: if a solid Tantalum capacitor is used, the part is stable with capacitor
values as low as 4.7µF. If a ceramic capacitor is used, a minimum of 22 µF of capacitance must be used
(capacitance may be increased without limit). The reason a larger ceramic capacitor is required is that the output
capacitor sets a pole which limits the loop bandwidth. The Tantalum capacitor has a higher ESR than the
ceramic which provides more phase margin to the loop, thereby allowing the use of a smaller output capacitor
because adequate phase margin can be maintained out to a higher crossover frequency. The tantalum capacitor
will typically also provide faster settling time on the output after a fast changing load transient occurs, but the
ceramic capacitor is superior for bypassing high frequency noise.
The output capacitor must be located less than one centimeter from the output pin and returned to a clean
analog ground. Care must be taken in choosing the output capacitor to ensure that sufficient capacitance is
provided over the full operating temperature range. If ceramics are selected, only X7R or X5R types may be
used because Z5U and Y5F types suffer severe loss of capacitance with temperature and applied voltage and
may only provide 20% of their rated capacitance in operation.
INPUT CAPACITOR
The input capacitor is also critical to loop stability because it provides a low source impedance for the regulator.
The minimum required input capacitance is 10 µF ceramic (Tantalum not recommended). The value of CIN may
be increased without limit. As stated above, X5R or X7R must be used to ensure sufficient capacitance is
provided. The input capacitor must be located less than one centimeter from the input pin and returned to a clean
analog ground.
BIAS CAPACITOR
The 0.1µF capacitor on the bias line can be any good quality capacitor (ceramic is recommended).
BIAS VOLTAGE
The bias voltage is an external voltage rail required to get gate drive for the N-FET pass transistor. Bias voltage
must be in the range of 4.5 - 5.5V to assure proper operation of the part.
UNDER VOLTAGE LOCKOUT
The bias voltage is monitored by a circuit which prevents the regulator output from turning on if the bias voltage
is below approximately 4V.
SHUTDOWN OPERATION
Pulling down the shutdown (S/D) pin will turn-off the regulator. Pin S/D must be actively terminated through a
pull-up resistor (10 kΩ to 100 kΩ) for a proper operation. If this pin is driven from a source that actively pulls high
and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be tied to
VBIAS if not used.
POWER DISSIPATION/HEATSINKING
A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of
the application. Under all possible conditions, the junction temperature must be within the range specified under
operating conditions. The total power dissipation of the device is given by:
PD = (VIN−VOUT)IOUT+ (VIN)IGND
(1)
where IGND is the operating ground current of the device.
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LP38842
LP38842
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
www.ti.com
The maximum allowable temperature rise (TRmax) depends on the maximum ambient temperature (TAmax) of the
application, and the maximum allowable junction temperature (TJmax):
TRmax = TJmax− TAmax
(2)
The maximum allowable value for junction to ambient Thermal Resistance, θJA, can be calculated using the
formula:
θJA = TRmax / PD
(3)
These parts are available in TO-220 and DDPAK/TO-263 packages. The thermal resistance depends on amount
of copper area or heat sink, and on air flow. If the maximum allowable value of θJA calculated above is ≥ 60 °C/W
for TO-220 package and ≥ 60 °C/W for DDPAK/TO-263 package no heatsink is needed since the package can
dissipate enough heat to satisfy these requirements. If the value for allowable θJA falls below these limits, a heat
sink is required.
HEATSINKING TO-220 PACKAGE
The thermal resistance of a TO-220 package can be reduced by attaching it to a heat sink or a copper plane on
a PC board. If a copper plane is to be used, the values of θJA will be same as shown in next section for
DDPAK/TO-263 package.
The heatsink to be used in the application should have a heatsink to ambient thermal resistance,
θHA≤ θJA − θCH − θJC
.
(4)
In this equation, θCH is the thermal resistance from the case to the surface of the heat sink and θJC is the thermal
resistance from the junction to the surface of the case. θJC is about 3°C/W for a TO-220 package. The value for
θCH depends on method of attachment, insulator, etc. θCH varies between 1.5°C/W to 2.5°C/W. If the exact value
is unknown, 2°C/W can be assumed.
HEATSINKING DDPAK/TO-263 PACKAGE
The DDPAK/TO-263 package uses the copper plane on the PCB as a heatsink. The tab of this package is
soldered to the copper plane for heat sinking. The graph below shows a curve for the θJA of DDPAK/TO-263
package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the
copper area for heat sinking.
Figure 12. θJA vs Copper (1 Ounce) Area for DDPAK/TO-263 package
As shown in the graph below, increasing the copper area beyond 1 square inch produces very little improvement.
The minimum value for θJA for the DDPAK/TO-263 package mounted to a PCB is 32°C/W.
Figure 13 shows the maximum allowable power dissipation for DDPAK/TO-263 packages for different ambient
temperatures, assuming θJA is 35°C/W and the maximum junction temperature is 125°C.
8
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LP38842
LP38842
www.ti.com
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
Figure 13. Maximum power dissipation vs ambient temperature for DDPAK/TO-263 package
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LP38842
LP38842
SNVS291C –DECEMBER 2004–REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C
Page
•
Changed layout of National Data Sheet to TI format ............................................................................................................ 8
10
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LP38842
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
KTT
KTT
KTT
KTT
KTT
KC
Qty
(1)
(2)
(3)
(4/5)
(6)
LP38842S-0.8/NOPB
LP38842S-1.2/NOPB
LP38842S-1.5/NOPB
LP38842SX-1.2/NOPB
LP38842SX-1.5/NOPB
LP38842T-1.2/NOPB
LP38842T-1.5/NOPB
ACTIVE
DDPAK/
TO-263
5
5
5
5
5
5
5
45
RoHS-Exempt
& Green
SN
Level-3-245C-168 HR
Level-3-245C-168 HR
Level-3-245C-168 HR
Level-3-245C-168 HR
Level-3-245C-168 HR
Level-1-NA-UNLIM
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
LP38842S
-0.8
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
DDPAK/
TO-263
45
RoHS-Exempt
& Green
SN
SN
SN
SN
SN
SN
LP38842S
-1.2
DDPAK/
TO-263
45
RoHS-Exempt
& Green
LP38842S
-1.5
DDPAK/
TO-263
500
500
45
RoHS-Exempt
& Green
LP38842S
-1.2
DDPAK/
TO-263
RoHS-Exempt
& Green
LP38842S
-1.5
TO-220
RoHS & Green
LP38842T
-1.2
TO-220
KC
45
RoHS & Green
Level-1-NA-UNLIM
LP38842T
-1.5
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Jun-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LP38842SX-1.2/NOPB DDPAK/
TO-263
KTT
KTT
5
5
500
500
330.0
24.4
10.75 14.85
5.0
16.0
24.0
Q2
LP38842SX-1.5/NOPB DDPAK/
TO-263
330.0
24.4
10.75 14.85
5.0
16.0
24.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Jun-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LP38842SX-1.2/NOPB
LP38842SX-1.5/NOPB
DDPAK/TO-263
DDPAK/TO-263
KTT
KTT
5
5
500
500
367.0
367.0
367.0
367.0
45.0
45.0
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Jun-2022
TUBE
T - Tube
height
L - Tube length
W - Tube
width
B - Alignment groove width
*All dimensions are nominal
Device
Package Name Package Type
Pins
SPQ
L (mm)
W (mm)
T (µm)
B (mm)
LP38842S-0.8/NOPB
LP38842S-1.2/NOPB
LP38842S-1.5/NOPB
LP38842T-1.2/NOPB
LP38842T-1.5/NOPB
KTT
KTT
KTT
KC
TO-263
TO-263
TO-263
TO-220
TO-220
5
5
5
5
5
45
45
45
45
45
502
502
502
502
502
25
25
25
33
33
8204.2
8204.2
8204.2
6985
9.19
9.19
9.19
4.06
4.06
KC
6985
Pack Materials-Page 3
PACKAGE OUTLINE
KC0005A
TO-220 - 16.51 mm max height
SCALE 0.850
TO-220
4.83
4.06
B
1.40
8.89
1.14
6.86
10.67
9.65
A
3.05
2.54
6.86
5.69
(6.275)
3.71-3.96
12.88
10.08
OPTIONAL
CHAMFER
16.51
MAX
2X (R1)
OPTIONAL
9.25
7.67
C
(4.25)
PIN 1 ID
(OPTIONAL)
NOTE 3
14.73
12.29
1
5
0.61
0.30
1.02
5X
0.64
3.05
2.03
0.25
C A B
4X 1.7
6.8
1
5
4215009/A 01/2017
NOTES:
1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for
reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Shape may vary per different assembly sites.
www.ti.com
EXAMPLE BOARD LAYOUT
KC0005A
TO-220 - 16.51 mm max height
TO-220
4X (1.45)
0.07 MAX
PKG
METAL
TYP
0.07 MAX
ALL AROUND
(1.45)
ALL AROUND
PKG
(2)
4X (2)
1
5
FULL R
TYP
SOLDER MASK
OPENING, TYP
(R0.05) TYP
5X ( 1.2)
(1.7) TYP
(6.8)
LAND PATTERN
NON-SOLDER MASK DEFINED
SCALE:12X
4215009/A 01/2017
www.ti.com
MECHANICAL DATA
KTT0005B
TS5B (Rev D)
BOTTOM SIDE OF PACKAGE
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
LP38842S-1.2/NOPB
IC VREG 1.2 V FIXED POSITIVE LDO REGULATOR, 0.315 V DROPOUT, PSSO5, TO-263, 5 PIN, Fixed Positive Single Output LDO Regulator
NSC
LP38842SX-0.8/NOPB
IC VREG 0.8 V FIXED POSITIVE LDO REGULATOR, 0.315 V DROPOUT, PSSO5, TO-263, 5 PIN, Fixed Positive Single Output LDO Regulator
NSC
LP38842SX-1.2/NOPB
IC VREG 1.2 V FIXED POSITIVE LDO REGULATOR, 0.315 V DROPOUT, PSSO5, TO-263, 5 PIN, Fixed Positive Single Output LDO Regulator
NSC
LP38842SX-1.5/NOPB
IC VREG 1.5 V FIXED POSITIVE LDO REGULATOR, 0.315 V DROPOUT, PSSO5, TO-263, 5 PIN, Fixed Positive Single Output LDO Regulator
NSC
©2020 ICPDF网 联系我们和版权申明