OPA2694 [TI]
双路、宽带、低功耗电流反馈运算放大器;
| 型号： | OPA2694 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 双路、宽带、低功耗电流反馈运算放大器 放大器 运算放大器 |
| 文件： | 总28页 (文件大小：595K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
OPA2694
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
Dual, Wideband, Low-Power, Current Feedback
Operational Amplifier
FEATURES
DESCRIPTION
D
D
D
D
D
D
UNITY GAIN STABLE BANDWIDTH: 1500MHz
HIGH GAIN OF 2V/V BANDWIDTH: 690MHz
LOW SUPPLY CURRENT: 5.8mA/ch
The OPA2694 is a dual, ultra-wideband, low-power, current
feedback operational amplifier f eaturing high slew rate and
low differential gain/phase errors. An improved output stage
provides 70mA output drive with < 1.5V output voltage
headroom. Low supply current with > 500MHz bandwidth
meets the requirements of high density video routers. Being
a current feedback design, the OPA2694 holds its bandwidth
to very high gains—at a gain of 10, the OPA2694 will still
provide > 200MHz bandwidth.
HIGH SLEW RATE: 1700V/μs
HIGH FULL-POWER BANDWIDTH: 670MHz
LOW DIFFERENTIAL GAIN/PHASE:
0.03%/0.0155
RF applications can use the OPA2694 as a low-power SAW
pre-amplifier. Extremely high 3rd-order intercept is provided
through 70MHz at much lower quiescent power than many
typical RF amplifiers.
AD PPLICATIONS
MEDICAL IMAGING
D
D
D
D
D
D
WIDEBAND VIDEO LINE DRIVER
DIFFERENTIAL RECEIVER
ADC DRIVER
The OPA2694 is available in an industry-standard pinout in
an SO-8 package.
HIGH-SPEED SIGNAL PROCESSING
PULSE AMPLIFIER
IMPROVED REPLACEMENT FOR OPA2658
100pF
+5V
Ω
20
Ω
50
Ω
232
1/2
OPA2694
RELATED PRODUCTS
SINGLES
OPA694
OPA683
OPA684
OPA691
OPA695
DUALS
TRIPLES
QUADS
FEATURES
Ω
Ω
Ω
Ω
800
357
—
—
—
—
OPA2683
OPA2684
OPA2691
OPA2695
—
Low-Power, CFB
PLUS
VI
VO
75pF
22pF
Ω
400
800
357
OPA3684
OPA3691
OPA3695
OPA4684 Low-Power, CFB
PLUS
—
—
High Output Current
High Intercept
1/2
OPA2694
Ω
20
Ω
50
Ω
232
−
5V
100pF
Low-Power, Differential I/O,
3rd-Order Butterworth Active Filter
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Copyright © 2004−2008, Texas Instruments Incorporated
www.ti.com
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
This integrated circuit can be damaged by ESD. Texas
Instruments recommends that all integrated circuits be
ABSOLUTE MAXIMUM RATINGS(1)
handledwith appropriate precautions. Failure to observe
Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5V
DC
proper handling and installation procedures can cause damage.
Internal Power Dissipation . . . . . . . . . See Thermal Characteristics
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2V
ESD damage can range from subtle performance degradation to
complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could
cause the device not to meet its published specifications.
Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
V
S
Storage Temperature Range: D, DBV . . . . . . . . . −65°C to +125°C
Lead Temperature (soldering, 10s) . . . . . . . . . . . . . . . . . . . . +300°C
Junction Temperature (T ) . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
J
ESD Rating:
Human Body Model (HBM) . . . . . . . . . . . . . . . . . . . . . . . 3000V
Charge Device Model (CDM) . . . . . . . . . . . . . . . . . . . . . 1000V
Machine Model (MM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100V
(1)
Stresses above these ratings may cause permanent damage.
Exposure to absolute maximum conditions for extended periods
may degrade device reliability. These are stress ratings only, and
functional operation of the device at these or any other conditions
beyond those specified is not supported.
PACKAGE/ORDERING INFORMATION(1)
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
DESIGNATOR
PACKAGE
MARKING
ORDERING
NUMBER
TRANSPORT
MEDIA, QUANTITY
PRODUCT
PACKAGE-LEAD
OPA2694ID
Rails, 100
OPA2694
SO-8
D
−40°C to +85°C
OPA2694
OPA2694IDR
Tape and Reel, 2500
(1)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site
at www.ti.com.
PIN CONFIGURATION
TOP VIEW
SO-8
Out A
1
2
3
4
8
7
6
5
+VS
−
In A
+In A
Out B
−
In B
+In B
−
VS
2
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
ELECTRICAL CHARACTERISTICS: VS = 5V
Boldface limits are tested at +25°C. At RF = 402Ω, RL = 100Ω, and G = +2V/V, unless otherwise noted.
OPA2694ID
TYP
MIN/MAX OVER TEMPERATURE
0°C to
70°C
−40°C to
+85°C
MIN/
MAX LEVEL
TEST
(2)
(2)
(1)
(3)
+25°C
+25°C
PARAMETER
AC PERFORMANCE (see Figure 1)
Small-Signal Bandwidth
CONDITIONS
G = +1, V = 0.5V R
F
UNITS
= 430Ω
=390Ω
= 330Ω
1500
690
250
200
90
MHz
MHz
MHz
MHz
MHz
dB
typ
min
min
min
min
typ
C
B
B
B
B
C
C
B
C
C
C
—
B
B
B
B
B
B
B
C
C
C
C
C
O
PP,
G = +2, V = 0.5V
R
340
190
140
330
170
120
320
150
110
O
PP,
PP,
F
F
G = +5, V = 0.5V
R
O
G = +10, V = 0.5V
R = 180Ω
F
O
PP,
Bandwidth for 0.1dB Gain Flatness
Peaking at a Gain of +1
Large-Signal Bandwidth
Slew Rate
G = +1, V = 0.5V
R = 430Ω
PP, F
O
V
O
≤ 0.1V , R = 430Ω
2
PP
F
G = +2, V = 2V
670
1700
0.8
MHz
V/μs
ns
typ
O
PP
G = +2, 2V Step
G = +2, V = 0.2V Step
1300
1275
1250
min
typ
Rise Time and Fall Time
Settling Time to 0.01%
to 0.1%
O
G = +2, V = 2V Step
20
ns
typ
O
G = +2, V = 2V Step
13
ns
typ
O
Harmonic Distortion
2nd-Harmonic
G = +2, f = 5MHz, V = 2V
—
—
—
O
PP
R
L
R
L
R
L
R
L
= 100Ω
≥ 500Ω
= 100Ω
≥ 500Ω
−85
−92
−72
−93
2.1
−78
−87
−68
−87
2.5
25
−72
−85
−66
−85
2.9
26
−70
−83
−65
−83
3.1
29
dBc
dBc
dBc
dBc
nV/√Hz
pA/√Hz
pA/√Hz
%
max
max
max
max
max
max
max
max
max
typ
3rd-Harmonic
Input Voltage Noise
f > 1MHz
f > 1MHz
f > 1MHz
Inverting Input Current Noise
Non-inverting Input Current Noise
NTSC Differential Gain
22
24
27
28
30
V
O
= 1.4V , R = 150Ω
0.03
0.05
0.015
0.15
63
PP
L
V
O
= 1.4V , R = 37.5Ω
%
PP
L
NTSC Differential Phase
G = +2, V − 1.4V , R = 150Ω
°
°
dB
O
PP
L
V
O
− 1.4V , R = 37.5Ω
typ
PP
L
Channel-to-Channel Crosstalk
f = 5MHz
typ
(4)
DC PERFORMANCE
Open-Loop Transimpedance
Input Offset Voltage
V
O
= 0V, R = 100Ω
145
0.7
—
0.5
5
88
63
3.9
12
58
4.3
15
kΩ
mV
min
max
max
typ
A
A
B
C
A
B
C
A
B
C
L
V
CM
V
CM
V
CM
V
CM
V
CM
V
CM
V
CM
V
CM
V
CM
= 0V
= 0V
= 0V
= 0V
= 0V
= 0V
= 0V
= 0V
= 0V
3.2
Average Input Offset Voltage Drift
μV/°C
mV
Channel to Channel ΔV
IO
Noninverting Input Bias Current
Average Input Bias Current Drift
22
20
28
33
μA
nA/°C
μA
μA
nA/°C
μA
max
max
typ
—
5
100
150
Channel to Channel ΔI
BI
Inverting Input Bias Current
4
28
40
max
max
typ
Average Input Bias Current Drift
—
4
150
200
Channel to Channel ΔI
BN
INPUT
(5)
Common-Mode Input Voltage (CMIR)
Common-Mode Rejection Ratio (CMRR)
Noninverting Input Impedance
Inverting Input Resistance
OUTPUT
2.5
60
2.3
54
2.2
52
2.1
50
V
dB
min
min
typ
A
A
C
C
V
= 0V
CM
280 || 1.2
30
kΩ || pF
Ω
Open-Loop
typ
Voltage Output Voltage
No Load
4
3.4
70
3.8
3.1
55
3.7
3.1
53
3.6
3.0
45
V
V
min
min
min
typ
A
A
A
C
C
R
L
= 100Ω
Output Current
V
O
V
O
= 0V
= 0V
mA
mA
Ω
Short-Circuit Output Current
Closed-Loop Output Impedance
200
0.02
G = +2, f =100kHz
typ
(1)
Junction temperature = ambient for +25°C specifications.
(2)
(3)
Junction temperature = ambient at low temperature limits; junction temperature = ambient +15°C at high temperature limit for over temperature specifications.
Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical
value only for information.
(4)
(5)
Current is considered positive out of node. V
is the input common-mode voltage.
CM
Tested < 3dB below minimum specified CMRR at CMIR limits.
3
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
ELECTRICAL CHARACTERISTICS: VS = 5V (continued)
Boldface limits are tested at +25°C. At RF = 402Ω, RL = 100Ω, and G = +2V/V, unless otherwise noted.
OPA2694ID
TYP
MIN/MAX OVER TEMPERATURE
0°C to
70°C
−40°C to
+85°C
MIN/
MAX
TEST
LEVEL
(2)
(2)
(1)
(3)
+25°C
+25°C
PARAMETER
POWER SUPPLY
CONDITIONS
UNITS
Specified Operating Voltage
5
—
V
typ
max
max
max
min
min
C
A
B
A
A
A
Maximum Operating Voltage Range
Minimum Operating Voltage Range
Maximum Quiescent Current
6.3
3.5
6.3
3.5
6.3
3.5
V
—
mA
mA
mA
dB
V
V
=
=
5V, Both Channels
5V, Both Channels
Input-Referred
11.6
11.6
58
12.1
11.1
53
12.5
10.5
51
12.7
9.9
S
Minimum Quiescent Current
S
Power-Supply Rejection Ratio (PSRR)
49
THERMAL CHARACTERISTICS
Specification: ID
−40 to +85
—
°C
—
typ
—
C
—
C
Thermal Resistance q
Junction-to-Ambient
JA
D
SO-8
125
°C/W
typ
(1)
(2)
(3)
Junction temperature = ambient for +25°C specifications.
Junction temperature = ambient at low temperature limits; junction temperature = ambient +15°C at high temperature limit for over temperature specifications.
Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical
value only for information.
(4)
(5)
Current is considered positive out of node. V
is the input common-mode voltage.
CM
Tested < 3dB below minimum specified CMRR at CMIR limits.
4
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
TYPICAL CHARACTERISTICS: VS = 5V
R = 402Ω, R = 100Ω, and G = +2V/V, unless otherwise noted
F
L
NONINVERTING SMALL−SIGNAL
INVERTING SMALL−SIGNAL
FREQUENCY RESPONSE
FREQUENCY RESPONSE
3
0
3
0
3
6
9
VO = 0.5VPP
VO = 0.5VPP
−
G = 1V/V
G = +2V/V
Ω
RL = 100
Ω
RL = 100
Ω
Ω
RF = 430
RF = 402
−
−
−
−
G = 2V/V
−
3
6
9
Ω
RF = 402
−
−
−
G = 10V/V
G = +10V/V
G = +5V/V
−
−
−
12
15
18
Ω
Ω
RF = 500
RF = 178
Ω
RF = 318
−
G = 5V/V
RF = 318
Ω
See Figure 1
200
See Figure 2
200
−
12
0
400
600
800
1000
0
400
600
800
1000
1200
Frequency (MHz)
Frequency (MHz)
NONINVERTING LARGE−SIGNAL
INVERTING LARGE−SIGNAL
FREQUENCY RESPONSE
FREQUENCY RESPONSE
9
6
3
0
9
6
3
0
−
G = 2V/V
Ω
RF = 402
G = +2V/V
VO = 2VPP
VO = 4VPP
VO = 1VPP
Ω
RF = 402
−
−
−
−
3
6
9
3
6
9
VO = 2VPP
−
VO = 7VPP
VO = 7VPP
See Figure 1
−
VO = 1VPP
1000
VO = 4VPP
1000
See Figure 2
200
−
−
12
12
0
200
400
600
800
1200
1400
0
400
600
800
1200
1400
Frequency (MHz)
Frequency (MHz)
NONINVERTING
INVERTING
PULSE RESPONSE
PULSE RESPONSE
3
2
1
0
0.6
0.4
0.2
0
3
2
1
0
0.6
0.4
0.2
0
−
−
−
−
−
−
−
−
−
−
−
−
1
2
3
0.2
0.4
0.6
1
2
3
0.2
0.4
0.6
Time (5ns/div)
Time (5ns/div)
5
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
TYPICAL CHARACTERISTICS: VS = 5V (continued)
R = 402Ω, R = 100Ω, and G = +2V/V, unless otherwise noted
F
L
HARMONIC DISTORTION
vs SUPPLY VOLTAGE
HARMONIC DISTORTION
vs LOAD RESISTANCE
−
−
−
−
−
−
−
65
70
75
80
85
90
95
−
−
−
−
−
−
−
65
70
75
80
85
90
95
G = +2V/V
f = 5MHz
VO = 2VPP
3rd Harmonic
3rd Harmonic
G = +2V/V
f = 5MHz
VO = 2VPP
2nd Harmonic
2nd Harmonic
Ω
See Figure 1
5.5 6.0
RL = 100
See Figure 1
100
2.5
3.0
3.5
4.0
4.5
5.0
1000
Supply Voltage ( VS)
Ω
Resistance (
)
5MHz HARMONIC DISTORTION
vs OUTPUT VOLTAGE
HARMONIC DISTORTION
vs FREQUENCY
−
65
70
75
80
85
90
95
−
−
−
−
−
−
−
65
G = +2V/V
G = +2V/V
Ω
RL = 100
Ω
RL = 100
−
70
75
80
85
90
95
f = 5MHz
VO = 2VPP
3rd Harmonic
3rd Harmonic
−
−
−
−
−
2nd Harmonic
2nd Harmonic
See Figure 1
See Figure 1
0.1
1
10
0.1
1
10
Output Voltage Swing (VPP
)
Frequency (MHz)
HARMONIC DISTORTION
vs NONINVERTING GAIN
HARMONIC DISTORTION
vs INVERTING GAIN
−
−
−
−
−
−
−
−
−
−
−
−
−
−
60
65
70
75
80
85
90
60
65
70
75
80
85
90
See Figure 1
3rd Harmonic
3rd Harmonic
2nd Harmonic
Ω
Ω
RL = 100
f = 5MHz
O = 2VPP
RL = 100
f = 5MHz
VO = 2VPP
2nd Harmonic
Gain (V/V)
V
See Figure 2
1
10
1
10
Gain (|V/V|)
6
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
TYPICAL CHARACTERISTICS: VS = 5V (continued)
R = 402Ω, R = 100Ω, and G = +2V/V, unless otherwise noted
F
L
INPUT VOLTAGE
2−TONE, 3rd−ORDER
AND CURRENT NOISE
INTERMODULATION INTERCEPT
1k
100
10
55
50
45
40
35
30
25
20
Ω
50
PI
PO
50Ω
Ω
50
Ω
390
√
Noninverting Current Noise (24pA/ Hz)
Ω
390
√
Inverting Current Noise (22pA/ Hz)
√
Voltage Noise (2.1nV/ Hz)
1
10
100
1k
10k
100k
1M
10M 100M
0
10
20
30
40
50
60
70
80
90 100
Frequency (Hz)
Frequency (MHz)
RECOMMENDED RS
vs CAPACITIVE LOAD
FREQUENCY RESPONSE
vs CAPACITIVE LOAD
60
50
40
30
20
10
0
3
0
CL = 10pF
CL = 22pF
0dB Peaking Targeted
CL = 100pF
CL = 47pF
−
−
−
3
6
9
RS
VI
1/2
OPA2694
VO
Ω
50
(1)
CL
1kΩ
Ω
390
−
−
−
12
15
18
390Ω
NOTE: (1) 1k load is optional
Ω
10
100
1M
10M
100M
1G
Capacitive Load (pF)
Frequency (Hz)
COMMON−MODE REJECTION RATIO
AND POWER−SUPPLY REJECTION RATIO
vs FREQUENCY
OPEN−LOOP ZOL
GAIN AND PHASE
120
110
100
90
30
0
70
60
50
40
30
20
10
0
CMRR
+PSRR
−
−
−
−
−
−
−
30
60
< ZOL
80
90
−
PSRR
70
120
150
180
210
20 log |ZOL
|
60
50
40
100
1K
10K
100K
1M
10M
100M
1G
100
1K
10K
100K
1M
10M
100M
Frequency (Hz)
Frequency (Hz)
7
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
TYPICAL CHARACTERISTICS: VS = 5V (continued)
R = 402Ω, R = 100Ω, and G = +2V/V, unless otherwise noted
F
L
VIDEO DIFFERENTIAL GAIN/DIFFERNTIAL PHASE
(No Pulldown)
TYPICAL DC DRIFT
OVER TEMPERATURE
0.08
0.06
0.04
0.02
0
0.16
0.12
0.08
0.04
0
1.0
0.5
0
10
5
dP Positive Video
dG Positive Video
Input Offset Voltage (VOS
)
Left Scale
Inverting Input Bias Current (IBI
Right Scale
)
0
−
−
Noninverting Input Bias Current (IBN
)
dG Negative Video
Right Scale
−
−
0.5
5
dP Negative Video
1.0
10
−
−
25
1
2
3
4
50
0
+25
+50
+75
+100 +125
_
Video Loads
Ambient Temperature ( C)
OUTPUT VOLTAGE
AND CURRENT LIMITATIONS
SUPPLY AND OUTPUT CURRENT
vs TEMPERATURE
4
3
2
1
0
75.0
72.5
70.0
67.5
65.0
18
1W Internal Power Limit
Ω
RL = 100
16
14
12
10
Ω
RL = 50
Output
Current
Limit
Sinking, Sourcing Output Current
Left Scale
Ω
RL = 25
Output
Current
Limit
−
−
−
−
1
2
3
4
Supply Current
Right Scale
1W Internal Power Limit
100 200
−
−
−
−
25
200
100
0
50
0
+25
+50
+75
+100 +125
_
Output Current (mA)
Ambient Temperature ( C)
NONINVERTING
INVERTING
OVERDRIVE RECOVERY
OVERDRIVE RECOVERY
4
2
0
8
4
0
4
8
4
2
0
4
2
0
−
−
Ω
RL = 100
G = +2V/V
Ω
RL = 100
−
G = 1V/V
Input
Right Scale
Output
(Left Scale)
Output
Left Scale
−
−
−
−
−
2
4
2
4
2
4
Input
(Right Scale)
See Figure 1
See Figure 2
−
Time (10ns/div)
Time (10ns/div)
8
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
TYPICAL CHARACTERISTICS: VS = 5V (continued)
R = 402Ω, R = 100Ω, and G = +2V/V, unless otherwise noted
F
L
CHANNEL−TO−CHANNEL
CROSSTALK
−
−
−
−
−
−
−
−
−
10
20
30
40
50
60
70
80
90
1
10
100
Frequency (MHz)
9
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
TYPICAL CHARACTERISTICS: VS = 5V (continued)
R = 402Ω, R = 100Ω, and G = +2V/V, unless otherwise noted
F
L
Differential Performance Test Circuit
+5V
DIFFERENTIAL SMALL−SIGNAL
FREQUENCY RESPONSE
3
0
3
6
9
GD = 10V/V
GD = 5V/V
Ω
RF = 330
Ω
RF = 250
1/2
OPA2694
−
−
−
RG
RG
RF
RF
VI
RL
400
GD = 2V/V
VO
RT
Ω
Ω
RF = 402
GD = 1V/V
Ω
RF = 430
−
−
12
15
1/2
OPA2694
Ω
RL = 400
V
VO
VI
RF
O = 200mVPP
GD
=
=
RG
0
50 100 150 200 250 300 350 400 450 500 550 600
Frequency (MHz)
−
5V
DIFFERENTIAL LARGE−SIGNAL
DIFFERENTIAL DISTORTION
vs LOAD RESISTANCE
FREQUENCY RESPONSE
−
60
65
70
75
80
85
90
95
9
6
3
0
GD = 2V/V
GD = 2V/V
f = 5MHz
VO = 4VPP
VO = 4VPP
Ω
RL = 400
−
3rd Harmonic
VO = 2VPP
−
−
−
−
−
−
VO = 1VPP
VO = 8VPP
2nd Harmonic
−
3
6
−
0
50 100 150 200 250 300 350 400 450 500
Frequency (MHz)
10
100
Resistance ( )
1k
Ω
DIFFERENTIAL DISTORTION
vs OUTPUT VOLTAGE
DIFFERENTIAL DISTORTION
vs FREQUENCY
−
−
−
−
−
−
−
−
60
65
70
75
80
85
90
95
−
−
−
−
−
−
−
65
70
75
80
85
90
95
GD = +2V/V
GD = +2V/V
f = 5MHz
Ω
RL = 400
O = 4VPP
V
Ω
RL = 400
3rd Harmonic
3rd Harmonic
2nd Harmonic
2nd Harmonic
−
−
100
105
0.1
1
10
20
1
10
Frequency (MHz)
100
Output Voltage Swing (VPP
)
10
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
Figure 2 shows the DC-coupled, gain of −2V/V, dual
power-supply circuit used as the basis of the inverting
Typical Characteristic curves. Inverting operation offers
several performance benefits. Since there is no
common-mode signal across the input stage, the slew rate
for inverting operation is higher and the distortion
performance is slightly improved. An additional input
resistor, RT, is included in Figure 2 to set the input
impedance equal to 50Ω. The parallel combination of RT
and RG sets the input impedance. Both the noninverting
and inverting applications of Figure 1 and Figure 2 will
benefit from optimizing the feedback resistor (RF) value for
bandwidth (see the discussion in Setting Resistor Values
to Optimize Bandwidth). The typical design sequence is to
select the RF value for best bandwidth, set RG for the gain,
then set RT for the desired input impedance. As the gain
increases for the inverting configuration, a point will be
reached where RG will equal 50Ω, where RT is removed
and the input match is set by RG only. With RG fixed to
achieve an input match to 50Ω, RF is simply increased, to
increase gain. This will, however, quickly reduce the
achievable bandwidth, as shown by the inverting gain of
–10 frequency response in the Typical Characteristic
curves. For gains > 10V/V (14dB at the matched load),
noninverting operation is recommended to maintain
broader bandwidth.
APPLICATION INFORMATION
WIDEBAND CURRENT FEEDBACK OPERATION
The OPA2694 provides exceptional AC performance for a
wideband, low-power, current-feedback operational
amplifier. Requiring only 5.8mA/ch quiescent current, the
OPA2694 offers a 690MHz bandwidth at a gain of +2,
along with a 1700V/μs slew rate. An improved output stage
provides 70mA output drive, along with < 1.5V output
voltage headroom. This combination of low power and
high bandwidth can benefit high-resolution video
applications.
Figure 1 shows the DC-coupled, gain of +2, dual power-
supply circuit configuration used as the basis of the 5V
Electrical Characteristic tables and Typical Characteristic
curves. For test purposes, the input impedance is set to
50Ω with a resistor to ground and the output impedance is
set to 50Ω with a series output resistor. Voltage swings
reported in the Electrical Charateristics are taken directly
at the input and output pins, while load powers (dBm) are
defined at a matched 50Ω load. For the circuit of Figure 1,
the total effective load will be 100Ω || 804Ω = 89Ω. One
optional component is included in Figure 1. In addition to
the usual power-supply decoupling capacitors to ground,
a 0.01μF capacitor is included between the two
power-supply pins. In practical PCB layouts, this optional
added capacitor will typically improve the 2nd-harmonic
distortion performance by 3dB to 6dB.
+5V
+VS
+
μ
μ
6.8 F
0.1 F
+5V
+VS
Ω
20
+
Ω
50 Load
μ
μ
0.1 F
6.8 F
Ω
50
VO
1/2
OPA2694
Ω
50 Source
Ω
50 Load
Ω
VO 50
VI
1/2
OPA2694
Ω
50
Optional
μ
0.01 F
RF
RG
Ω
50 Source
Optional
Ω
402
Ω
200
μ
0.01 F
VI
RF
Ω
402
RT
Ω
66.5
μ
μ
6.8 F
0.1 F
RG
+
Ω
402
μ
μ
0.1 F
6.8 F
−
5V
+
VS
−
VS
−
−
5V
Figure 2. DC-Coupled, G = −2V/V, Bipolar-Supply
Figure 1. DC-Coupled, G = +2, Bipolar-Supply
Specification and Test Circuit
Specification and Test Circuit
11
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
gain), wideband inverting summing stages may be
implemented using the OPA2694. The circuit in Figure 4
shows an example inverting summing amplifier, where the
resistor values have been adjusted to maintain both
maximum bandwidth and input impedance matching. If
each RF signal is assumed to be driven from a 50Ω source,
the NG for this circuit will be (1 + 100Ω/(100Ω/5)) = 6. The
total feedback impedance (from VO to the inverting error
current) is the sum of RF + (RI • NG). where RI is the
impedance looking into the inverting input from the
summing junction (see the Setting Resistor Values to
Optimize Performance section). Using 100Ω feedback (to
get a signal gain of –2 from each input to the output pin)
requires an additional 30Ω in series with the inverting input
to increase the feedback impedance. With this resistor
added to the typical internal RI = 30Ω, the total feedback
impedance is 100Ω + (60Ω • 6) = 460Ω, which is equal to
the required value to get a maximum bandwidth flat
frequency response for NG = 6.
ADC DRIVER
Most modern, high-performance analog-to-digital
converters (ADCs), such as Texas Instruments ADS522x
series, require a low-noise, low-distortion driver. The
OPA2694 combines low-voltage noise (2.1nV/√Hz) with
low harmonic distortion. Figure 3 shows an example of a
wideband, AC-coupled, 12-bit ADC driver.
One OPA2694 is used in the circuit of Figure 3 to form a
differential driver for the ADS5220. The OPA2694 offers
> 150MHz bandwidth at a differential gain of 5V/V, with a
2VPP output swing. A 2nd-order RLC filter is used in order to
limit the noise from the amplifier and provide some
attenuation for higher-frequency harmonic distortion.
WIDEBAND INVERTING SUMMING AMPLIFIER
Since the signal bandwidth for a current-feedback op amp
can be controlled independently of the noise gain (NG),
which is normally the same as the noninverting signal
+5V
Power−supply decoupling not shown.
C1
R1
L
1/2
Ω
25
V+
OPA2694
Ω
Ω
Ω
Ω
100
100
500
1:2
C
R2
VI
12−Bit
40MSPS
ADS5220
Ω
50
VCM
500
μ
0.1 F
R2
C1
Single−to−Differential
R1
L
1/2
OPA2694
Gain of 10
−
V
Ω
25
−
5V
Figure 3. Wideband, AC-Coupled, Low-Power ADC Driver
+5V
DIS
Ω
50
50
50
V1
V2
V3
V4
V5
Ω
50
−
VO
=
(V1 + V2 + V3 + V4 + V5)
1/2
Ω
Ω
OPA2694
RG−58
Ω
50
Ω
30
Ω
100
Ω
Ω
50
−
100MHz, 1dB Compression = 15dBm
50
−
5V
Figure 4. 200MHz RF Summing Amplifier
12
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
SAW FILTER BUFFER
+VCC
One common requirement in an IF strip is to buffer the
output of a mixer with enough gain to recover the insertion
loss of a narrowband SAW filter. Figure 5 shows one
possible configuration driving a SAW filter. The 2-Tone,
3rd-Order Intermodulation Intercept plot is shown in the
Typical Characteritics curves. Operating in the inverting
mode at a voltage gain of –8V/V, this circuit provides a 50Ω
input match using the gain set resistor, has the feedback
optimized for maximum bandwidth (250MHz in this case),
and drives through a 50Ω output resistor into the matching
network at the input of the SAW filter. If the SAW filter gives
a 12dB insertion loss, a net gain of 0dB to the 50Ω load at
the output of the SAW (which could be the input
impedance of the next IF amplifier or mixer) will be
delivered in the passband of the SAW filter. Using the
OPA2694 in this application will isolate the first mixer from
the impedance of the SAW filter and provide very low
two-tone, 3rd-order spurious levels in the SAW filter
bandwidth.
1/2
OPA2694
RF
VI
VO
RG
RF
1/2
OPA2694
−
VCC
Figure 6. Noninverting Differential I/O Amplifier
This approach provides for source termination
a
impedance that is independent of the signal gain. For
instance, simple differential filters may be included in the
signal path right up to the noninverting inputs without
interacting with the gain setting. The differential signal gain
for the circuit of Figure 6 is shown in Equation (1):
+12V
Ω
5k
RF
RG
Ω
50
PO
50
1/2
OPA2694
Matching
Network
AD + 1 ) 2
5kΩ
μ
0.1 F
1000pF
(1)
Ω
SAW
Filter
The differential gain, however, may be adjusted with
considerable freedom using just the RG resistor. In fact, RG
may be a reactive network providing a very isolated
shaping to the differential frequency response. Since the
inverting inputs of the OPA2694 are low-impedance
closed-loop buffer outputs, the RG element does not
interact with the amplifier bandwidth. Wide ranges of
resistor values and/or filter elements may be inserted here
with minimal amplifier bandwidth interaction.
Ω
50
Source
1000pF
50Ω
Ω
400
PO
PI
−
= 12dB (SAW Loss)
PI
Figure 5. IF Amplifier Driving SAW Filter
Various combinations of single-supply or AC-coupled gain
can also be delivered using the basic circuit of Figure 6.
Common-mode bias voltages on the two noninverting
inputs pass on to the output with a gain of 1, since an equal
DC voltage at each inverting node creates no current
through RG. This circuit does show a common-mode gain
of 1 from input to output. The source connection should
either remove this common-mode signal if undesired
(using an input transformer can provide this function), or
the common-mode voltage at the inputs can be used to set
the output common-mode bias. If the low common-mode
rejection of this circuit is a problem, the output interface
may also be used to reject that common-mode. For
instance, most modern differential input ADCs reject
DIFFERENTIAL INTERFACE APPLICATIONS
Dual op amps are particularly suitable to differential input
to differential output applications. Typically, these fall into
either ADC input interface or line driver applications. Two
basic approaches to differential I/O are noninverting or
inverting configurations. Since the output is differential, the
signal
polarity is somewhat meaningless—the
noninverting and inverting terminology applies here to
where the input is brought into the OPA2694. Each has its
advantages and disadvantages. Figure 6 shows a basic
starting point for noninverting differential I/O applications.
13
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
common-mode signals very well, while a line driver
application through a transformer also attenuates the
common-mode signal through to the line.
DC-COUPLED SINGLE-TO-DIFFERENTIAL
CONVERSION
The previous differential output circuits were set up to
receive a differential input as well. A simple way to provide
a DC-coupled single-to-differential conversion using a
dual op amp is shown in Figure 8. Here, the output of the
first stage is simply inverted by the second to provide an
inverting version of a single amplifier design. This
approach works well for lower frequencies, but will start to
depart from ideal differential outputs as the propagation
delay and distortion of the inverting stage adds
significantly to that present at the noninverting output pin.
Figure 7 shows a differential I/O stage configured as an
inverting amplifier. In this case, the gain resistors (RG)
become part of the input resistance for the source. This
provides a better noise performance than the noninverting
configuration, but does limit the flexibility in setting the
input impedance separately from the gain.
+VCC
VCM
1/2
OPA2694
+5V
RG
RG
RF
RF
1VPP
VI
VO
1/2
OPA2694
Ω
50
Ω
402
1/2
OPA2694
VCM
Ω
80.6
12VPP Differential
−
VCC
Ω
402
Ω
402
Figure 7. Inverting Differential I/O Amplifier
The two noninverting inputs provide an easy
common-mode control input. This is particularly easy if the
source is AC-coupled through either blocking caps or a
transformer. In either case, the common-mode input
voltages on the two noninverting inputs again have a gain
of 1 to the output pins, giving particularly easy
common-mode control for single-supply operation. Once
RF is fixed, the input resistors can be adjusted to the
desired gain, but will also be changing the input
impedance as well. The high-frequency, common-mode
gain for this circuit from input to output is the same as for
the signal gain. Again, if the source includes an undesired
common-mode signal, it can be rejected at the input using
blocking caps (for low-frequency and DC common-mode)
or a transformer coupling.
1/2
OPA2694
−
5V
Figure 8. Single-to-Differential Conversion
The circuit of Figure 8 is set up for a single-ended gain of
6 to the output of the first amplifier, then an inverting gain
of –1 through the second stage to provide a total
differential gain of 12.
14
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
DIFFERENTIAL ACTIVE FILTER
DESIGN-IN TOOLS
The OPA2694 can provide a very capable gain block for
low-noise active filters. The dual design lends itself very
well to differential active filters. Where the filter topology is
looking for a simple gain function to implement the filter,
the noninverting configuration is preferred to isolate the
filter elements from the gain elements in the design.
Figure 9 shows an example of a very low power, 10MHz
3rd-order Butterworth low-pass, Sallen-Key filter. The
example of Figure 9 designs the filter for a differential gain
of 1 using the OPA2694. The resistor values have been
adjusted slightly to account for the amplifier bandwidth
effects.
DEMONSTRATION FIXTURES
Two printed circuit boards (PCBs) are available to assist
in the initial evaluation of circuit performance using the
OPA2694 in either of two possible configurations: inverting
or noninverting. Both of these are offered free of charge as
unpopulated PCBs, delivered with a user’s guide. The
summary information for these fixtures is shown in Table 1.
Table 1. Demonstration Fixtures by Package
ORDERING
NUMBER
LITERATURE
NUMBER
PRODUCT
OPA2694ID
OPA2694ID
PACKAGE
SO-8
While this circuit is bipolar (using 5V supplies), it can
easily be adapted to single-supply operation. This is
typically done by providing a supply midpoint reference at
the noninverting inputs, and then adding DC blocking caps
at each input and in series with the amplifier gain resistor,
RG. This will add two real zeroes in the response,
transforming the circuit into a bandpass.
DEM-OPA-SO-2B
(noninverting)
SBOU030
SBOU029
DEM-OPA-SO-2C
(inverting)
SO-8
The demonstration fixtures can be requested at the Texas
Instruments web site (www.ti.com) through the OPA2694
product folder.
100pF
MACROMODELS AND APPLICATIONS SUPPORT
+5V
Ω
20
Ω
Ω
232
50
Computer simulation of circuit performance using SPICE
is often useful when analyzing the performance of analog
circuits and systems. This is particularly true for video and
RF amplifier circuits where parasitic capacitance and
inductance can have a major effect on circuit performance.
A SPICE model for the OPA2694 is available through the
TI web site (www.ti.com). These models do a good job of
predicting small-signal AC and transient performance
under a wide variety of operating conditions. They do not
do as well in predicting the harmonic distortion or dG/dφ
characteristics. These models do not attempt to
distinguish between package types in their small-signal
AC performance.
1/2
OPA2694
Ω
Ω
Ω
Ω
800
357
357
VI
VO
75pF
22pF
Ω
400
800
1/2
OPA2694
Ω
20
Ω
Ω
232
50
−
5V
100pF
Figure 9. Low-Power, Differential I/O, 3rd-Order
Butterworth Active Filter
15
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
A current-feedback op amp senses an error current in the
inverting node (as opposed to a differential input error
voltage for a voltage-feedback op amp) and passes this on
to the output through an internal frequency dependent
transimpedance gain. The Typical Characteristics show
this open-loop transimpedance response. This is
analogous to the open-loop voltage gain curve for a
voltage-feedback op amp. Developing the transfer
function for the circuit of Figure 10 gives Equation (2):
OPERATING SUGGESTIONS
SETTING RESISTOR VALUES TO
OPTIMIZE BANDWIDTH
A current-feedback op amp like the OPA2694 can hold an
almost constant bandwidth over signal gain settings with
the proper adjustment of the external resistor values. This
is shown in the Typical Characteristic curves; the
small-signal bandwidth decreases only slightly with
increasing gain. Those curves also show that the feedback
resistor has been changed for each gain setting. The
resistor values on the inverting side of the circuit for a
current-feedback op amp can be treated as frequency
response compensation elements while their ratios set
the signal gain. Figure 10 shows the small-signal
frequency response analysis circuit for the OPA2694.
RF
aǒ1 ) Ǔ
RG
VO
VI
aNG
RF)RI NG
Z(S)
+
+
RF
RG
1 )
R )R 1)
Iǒ Ǔ
F
1 )
Z(S)
(2)
where:
RF
NG + ǒ1 ) Ǔ
RG
VI
This is written in a loop-gain analysis format, where the
errors arising from a noninfinite open-loop gain are shown
in the denominator. If Z(S) were infinite over all frequencies,
the denominator of Equation (2) would reduce to 1 and the
ideal desired signal gain shown in the numerator would be
achieved. The fraction in the denominator of Equation (2)
determines the frequency response. Equation (3) shows
this as the loop-gain equation:
α
VO
RI
Z(S) iERR
iERR
RF
Z(S)
RG
+ Loop Gain
RF ) RI NG
(3)
If 20 × log(RF + NG × RI) were drawn on top of the
open-loop transimpedance plot, the difference between
the two would be the loop gain at a given frequency.
Eventually, Z(S) rolls off to equal the denominator of
Equation (3), at which point the loop gain reduces to 1 (and
the curves intersect). This point of equality is where the
amplifier closed-loop frequency response given by
Equation (2) starts to roll off, and is exactly analogous to
the frequency at which the noise gain equals the open-loop
voltage gain for a voltage-feedback op amp. The
difference here is that the total impedance in the
denominator of Equation (3) may be controlled somewhat
separately from the desired signal gain (or NG).
Figure 10. Recommended Feedback Resistor
Versus Noise Gain
The key elements of this current-feedback op amp model
are:
α
→ Buffer gain from the noninverting input to the
inverting input
RI
→ Buffer output impedance
iERR → Feedback error current signal
Z(s) → Frequency dependent open-loop transimpe-
The OPA2694 is internally compensated to give a
maximally flat frequency response for RF = 402Ω at
NG = 2 on 5V supplies. Evaluating the denominator of
Equation (3) (which is the feedback transimpedance)
gives an optimal target of 462Ω. As the signal gain
changes, the contribution of the NG × RI term in the
feedback transimpedance will change, but the total can be
held constant by adjusting RF. Equation (4) gives an
approximate equation for optimum RF over signal gain:
dance gain from iERR to VO
The buffer gain is typically very close to 1.00 and is
normally neglected from signal gain considerations. It will,
however, set the CMRR for a single op amp differential
amplifier configuration. For a buffer gain α < 1.0, the
CMRR = –20 × log (1– α) dB.
RI, the buffer output impedance, is a critical portion of the
bandwidth control equation. RI for the OPA2694 is typically
about 30Ω.
RF + 462W * NG @ RI
(4)
16
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
As the desired signal gain increases, this equation will
eventually predict a negative RF. A somewhat subjective
limit to this adjustment can also be set by holding RG to a
minimum value of 20Ω. Lower values will load both the
buffer stage at the input and the output stage, if RF gets too
low, actually decreasing the bandwidth. Figure 11 shows
the recommended RF versus NG for 5V operation. The
values for RF versus gain shown here are approximately
equal to the values used to generate the Typical
Characteristics. They differ in that the optimized values
used in the Typical Characteristics are also correcting for
board parasitics not considered in the simplified analysis
leading to Equation (3). The values shown in Figure 11
give a good starting point for design where bandwidth
optimization is desired.
The specifications described above, though familiar in the
industry, consider voltage and current limits separately. In
many applications, it is the voltage × current, or V−I
product, which is more relevant to circuit operation. Refer
to the Output Voltage and Current Limitations plot in the
Typical Characteristics. The X and Y axes of this graph
show the zero-voltage output current limit and the
zero-current output voltage limit, respectively. The four
quadrants give a more detailed view of the OPA2694
output drive capabilities, noting that the graph is bounded
by a Safe Operating Area of 1W maximum internal power
dissipation. Superimposing resistor load lines onto the plot
shows that the OPA2694 can drive 2.5V into 25Ω or
3.5V into 50Ω without exceeding the output capabilities
or the 1W dissipation limit. A 100Ω load line (the standard
test circuit load) shows the full 3.4V output swing
capability, as shown in the Electrical Charateristics.
450
400
350
300
250
200
150
The minimum specified output voltage and current
over-temperature are set by worst-case simulations at the
cold temperature extreme. Only at cold startup will the
output current and voltage decrease to the numbers
shown in the Electrical Characteristic tables. As the output
transistors deliver power, the junction temperatures will
increase, decreasing both VBE (increasing the available
output voltage swing) and increasing the current gains
(increasing the available output current). In steady-state
operation, the available output voltage and current will
always be greater than that shown in the over-temperature
specifications, since the output stage junction
temperatures will be higher than the minimum specified
operating ambient.
0
5
10
15
20
Noise Gain
Figure 11. Feedback Resistor vs Noise Gain
DRIVING CAPACITIVE LOADS
The total impedance going into the inverting input may be
used to adjust the closed-loop signal bandwidth. Inserting
a series resistor between the inverting input and the
summing junction will increase the feedback impedance
(denominator of Equation (2)), decreasing the bandwidth.
This approach to bandwidth control is used for the
inverting summing circuit of Figure 4. The internal buffer
output impedance for the OPA2694 is slightly influenced
by the source impedance looking out of the noninverting
input terminal. High source resistors will have the effect of
increasing RI, decreasing the bandwidth.
One of the most demanding and yet very common load
conditions for an op amp is capacitive loading. Often, the
capacitive load is the input of an ADC—including
additional external capacitance that may be
recommended to improve ADC linearity. A high-speed,
high open-loop gain amplifier like the OPA2694 can be
very susceptible to decreased stability and closed-loop
response peaking when a capacitive load is placed directly
on the output pin. When the amplifier open-loop output
resistance is considered, this capacitive load introduces
an additional pole in the signal path that can decrease the
phase margin. Several external solutions to this problem
have been suggested. When the primary considerations
are frequency response flatness, pulse response fidelity,
and/or distortion, the simplest and most effective solution
is to isolate the capacitive load from the feedback loop by
inserting a series isolation resistor between the amplifier
output and the capacitive load. This does not eliminate the
pole from the loop response, but rather shifts it and adds
OUTPUT CURRENT AND VOLTAGE
The OPA2694 provides output voltage and current
capabilities that are not usually found in wideband
amplifiers. Under no-load conditions at 25°C, the output
voltage typically swings closer than 1.2V to either supply
rail; the +25°C swing limit is within 1.2V of either rail. Into
a 15Ω load (the minimum tested load), it is tested to deliver
more than 55mA.
17
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
a zero at a higher frequency. The additional zero acts to
cancel the phase lag from the capacitive load pole, thus
increasing the phase margin and improving stability.
significantly lower than earlier solutions, while the input
voltage noise (2.1nV/√Hz) is lower than most unity-gain
stable, wideband, voltage-feedback op amps. This low
input voltage noise was achieved at the price of higher
noninverting input current noise (22pA/√Hz). As long as
the AC source impedance looking out of the noninverting
node is less than 100Ω, this current noise will not
contribute significantly to the total output noise. The op
amp input voltage noise and the two input current noise
terms combine to give low output noise under a wide
variety of operating conditions. Figure 12 shows the op
amp noise analysis model with all the noise terms
included. In this model, all noise terms are taken to be
noise voltage or current density terms in either nV/√Hz or
pA/√Hz.
The Typical Characteristics show the recommended RS vs
Capacitive Load and the resulting frequency response at
the load. Parasitic capacitive loads greater than 2pF can
begin to degrade the performance of the OPA2694. Long
PCB traces, unmatched cables, and connections to
multiple devices can easily cause this value to be
exceeded. Always consider this effect carefully, and add
the recommended series resistor as close as possible to
the OPA2694 output pin (see the Board Layout Guidelines
section).
DISTORTION PERFORMANCE
ENI
The OPA2694 provides good distortion performance into
a 100Ω load on 5V supplies. Generally, until the
fundamental signal reaches very high frequency or power
levels, the 2nd-harmonic will dominate the distortion with
a negligible 3rd-harmonic component. Focusing then on
the 2nd-harmonic, increasing the load impedance
improves distortion directly. Remember that the total load
includes the feedback network—in the noninverting
configuration (see Figure 1), this is the sum of RF + RG,
while in the inverting configuration it is just RF. Also,
providing an additional supply decoupling capacitor
(0.1μF) between the supply pins (for bipolar operation)
improves the 2nd-order distortion slightly (3dB to 6dB).
1/2
OPA2694
EO
RS
IBN
ERS
RF
√
4kTRS
√
4kTRF
IBI
RG
4kT
RG
−
4kT = 1.6 10 20 J
×
at 290K
In most op amps, increasing the output voltage swing
increases harmonic distortion directly. The Typical
Characteristics show the 2nd-harmonic increasing at a
little less than the expected 2x rate, while the 3rd-harmonic
increases at a little less than the expected 3x rate. Where
the test power doubles, the 2nd-harmonic increases by
less than the expected 6dB, while the 3rd-harmonic
increases by less than the expected 12dB. This also
shows up in the 2-tone, 3rd-order intermodulation spurious
(IM3) response curves. The 3rd-order spurious levels are
extremely low at low output power levels. The output stage
continues to hold them low even as the fundamental power
reaches very high levels. As the Typical Characteristics
show, the spurious intermodulation powers do not
increase as predicted by a traditional intercept model. As
the fundamental power level increases, the dynamic range
does not decrease significantly.
Figure 12. Op Amp Noise Analysis Model
The total output spot noise voltage can be computed as the
square root of the sum of all squared output noise voltage
contributors. Equation (5) shows the general form for the
output noise voltage using the terms shown in Figure 12.
) ǒI SǓ2
) ǒI FǓ2
2
2
ǒE
Ǹ
) 4kTR ǓNG
E
+
R
R
) 4kTR NG
NI
BN
BI
F
O
S
(5)
Dividing this expression by the noise gain (NG =
(1 + RF/RG)) will give the equivalent input-referred spot
noise voltage at the noninverting input, as shown in
Equation 6.
2
IBIRF
) ǒ Ǔ )
NG
4kTRF
NG
2
+ Ǹ
ǒ
SǓ2
ENI ) IBNR ) 4kTRS
EN
(6)
NOISE PERFORMANCE
Evaluating these two equations for the OPA2694 circuit
and component values (see Figure 1) gives a total output
spot noise voltage of 11.2nV/√Hz and a total equivalent
input spot noise voltage of 5.6nV/√Hz. This total
input-referred spot noise voltage is higher than the
2.1nV/√Hz specification for the op amp voltage noise
Wideband, current-feedback op amps generally have a
higher output noise than comparable voltage-feedback op
amps. The OPA2694 offers an excellent balance between
voltage and current noise terms to achieve low output
noise. The inverting current noise (24pA/√Hz) is
18
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
alone. This reflects the noise added to the output by the
inverting current noise times the feedback resistor. If the
feedback resistor is reduced in high-gain configurations
(as suggested previously), the total input-referred voltage
noise given by Equation (5) will approach just the
2.1nV/√Hz of the op amp itself. For example, going to a
gain of +10 using RF = 178Ω will give a total input-referred
noise of 2.36nV/√Hz.
+5V
Power−supply
decoupling not shown.
DIS
VI
1/2
OPA2694
VO
Ω
1.8k
+5V
−
5V
Ω
180
Ω
Ω
2.86k
OPA237
DC ACCURACY AND OFFSET CONTROL
Ω
20
A current-feedback op amp like the OPA2694 provides
exceptional bandwidth in high gains, giving fast pulse
settling, but only moderate DC accuracy. The Electrical
Characteristics show an input offset voltage comparable to
high-speed, voltage-feedback amplifiers. However, the
two input bias currents are somewhat higher and are
unmatched. Whereas bias current cancellation
techniques are very effective with most voltage-feedback
op amps, they do not generally reduce the output DC offset
for wideband, current-feedback op amps. Since the two
input bias currents are unrelated in both magnitude and
polarity, matching the source impedance looking out of
each input to reduce their error contribution to the output
is ineffective. Evaluating the configuration of Figure 1,
using worst-case +25°C input offset voltage and the two
input bias currents, gives a worst-case output offset range
equal to:
−
5V
18k
Ω
2k
Figure 13. Wideband, DC-Connected Composite
Circuit
This DC-coupled circuit provides very high signal
bandwidth using the OPA2694. At lower frequencies, the
output voltage is attenuated by the signal gain and
compared to the original input voltage at the inputs of the
OPA237 (this is a low-cost, precision voltage-feedback op
amp with 1.5MHz gain bandwidth product). If these two do
not agree (due to DC offsets introduced by the OPA2694),
the OPA237 sums in a correction current through the
2.86kΩ inverting summing path. Several design
considerations will allow this circuit to be optimized. First,
the feedback to the OPA237 noninverting input must be
precisely matched to the high-speed signal gain. Making
the 2kΩ resistor to ground an adjustable resistor would
allow the low- and high-frequency gains to be precisely
matched. Second, the crossover frequency region where
the OPA237 passes control to the OPA2694 must occur
with exceptional phase linearity. These two issues reduce
to designing for pole/zero cancellation in the overall
transfer function. Using the 2.86kΩ resistor will nominally
satisfy this requirement for the circuit in Figure 13. Perfect
cancellation over process and temperature is not possible.
However, this initial resistor setting and precise gain
matching will minimize long-term pulse settling tails.
(NG × V )
OS
(I × R /2 × NG) (I × R )
BN S BI F
where NG = noninverting signal gain
(2 × 3.2mV) (22μA × 25Ω × 2) (402Ω × 20μA)
=
= 6.4mV + 1.1mV 8.04mV = 15.54mV
A fine-scale, output offset null, or DC operating point
adjustment, is sometimes required. Numerous techniques
are available for introducing DC offset control into an op
amp circuit. Most simple adjustment techniques do not
correct for temperature drift. It is possible to combine a
lower speed, precision op amp with the OPA2694 to get
the DC accuracy of the precision op amp along with the
signal bandwidth of the OPA2694. Figure 13 shows a
noninverting G = +10 circuit that holds an output offset
voltage less than
7.5mV over-temperature with
> 150MHz signal bandwidth.
19
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
capacitance, a window around the signal I/O pins should
be opened in all of the ground and power planes around
those pins. Otherwise, ground and power planes should
be unbroken elsewhere on the board.
THERMAL ANALYSIS
Due to the high output power capability of the OPA2694,
heatsinking or forced airflow may be required under
extreme operating conditions. Maximum desired junction
temperature will set the maximum allowed internal power
dissipation, as described below. In no case should the
maximum junction temperature be allowed to exceed
150°C.
b) Minimize the distance (< 0.25”) from the power-supply
pins to high-frequency 0.1μF decoupling capacitors. At the
device pins, the ground and power plane layout should not
be in close proximity to the signal I/O pins. Avoid narrow
power and ground traces to minimize inductance between
the pins and the decoupling capacitors. The power-supply
connections (on pins 4 and 7) should always be decoupled
with these capacitors. An optional supply decoupling
capacitor across the two power supplies (for bipolar
operation) will improve 2nd-harmonic distortion
performance. Larger (2.2μF to 6.8μF) decoupling
capacitors, effective at lower frequencies, should also be
used on the main supply pins. These may be placed
somewhat farther from the device and may be shared
among several devices in the same area of the PCB.
Operating junction temperature (TJ) is given by TA + PD × θJA.
The total internal power dissipation (PD) is the sum of
quiescent power (PDQ) and additional power dissipated in
the output stage (PDL) to deliver load power. Quiescent
power is simply the specified no-load supply current times
the total supply voltage across the part. PDL will depend on
the required output signal and load but would, for a grounded
resistive load, be at a maximum when the output is fixed at
a voltage equal to 1/2 either supply voltage (for equal bipolar
2
supplies). Under this condition PDL = VS /(4 × RL) where RL
includes feedback network loading.
c) Careful selection and placement of external
components will preserve the high-frequency
performance of the OPA2694. Resistors should be a very
low reactance type. Surface-mount resistors work best
and allow a tighter overall layout. Metal-film and carbon
composition, axially-leaded resistors can also provide
good high-frequency performance. Again, keep their leads
and PC-board trace length as short as possible. Never use
wirewound type resistors in a high-frequency application.
Since the output pin and inverting input pin are the most
sensitive to parasitic capacitance, always position the
feedback and series output resistor, if any, as close as
possible to the output pin. Other network components,
such as noninverting input termination resistors, should
also be placed close to the package. Where double-side
component mounting is allowed, place the feedback
resistor directly under the package on the other side of the
board between the output and inverting input pins. The
frequency response is primarily determined by the
feedback resistor value, as described previously.
Increasing its value will reduce the bandwidth, while
decreasing it will give a more peaked frequency response.
The 402Ω feedback resistor used in the Electrical
Characteristic tables at a gain of +2 on 5V supplies is a
good starting point for design. Note that a 430Ω feedback
resistor, rather than a direct short, is recommended for the
unity-gain follower application. A current-feedback op amp
requires a feedback resistor even in the unity-gain follower
configuration to control stability.
Note that it is the power in the output stage and not in the
load that determines internal power dissipation.
As a worst-case example, compute the maximum TJ using
an OPA2694ID (SO-8 package) in the circuit of Figure 1,
with both amplifiers operating at the maximum specified
ambient temperature of +85°C and driving a grounded
20Ω load to +2.5V DC:
PD = 10V × 12.7mA + 2 × [52/(4 × (20Ω || 804Ω))] = 768mW
Maximum TJ = +85°C + (0.45W × (125°C/W)) = 180°C
This absolute worst-case condition exceeds the specified
maximum junction temperature. Remember, this is a
worst-case internal power dissipation—use your actual
signal and load to compute PDL. The highest possible
internal dissipation will occur if the load requires current to
be forced into the output for positive output voltages or
sourced from the output for negative output voltages. This
puts a high current through a large internal voltage drop in
the output transistors. The Output Voltage and Current
Limitations plot shown in the Typical Characteristics
includes a boundary for 1W maximum internal power
dissipation under these conditions.
BOARD LAYOUT GUIDELINES
Achieving optimum performance with a high-frequency
amplifier like the OPA2694 requires careful attention to
board layout parasitics and external component types.
Recommendations that will optimize performance include:
d) Connections to other wideband devices on the board
may be made with short, direct traces or through onboard
transmission lines. For short connections, consider the
trace and the input to the next device as a lumped
capacitive load. Relatively wide traces (50mils to 100mils)
should be used, preferably with ground and power planes
opened up around them. Estimate the total capacitive load
a) Minimize parasitic capacitance to any AC ground for
all of the signal I/O pins. Parasitic capacitance on the
output and inverting input pins can cause instability: on the
noninverting input, it can react with the source impedance
to cause unintentional bandlimiting. To reduce unwanted
20
OPA2694
www.ti.com
SBOS320D − SEPTEMBER 2004 − REVISED APRIL 2013
and set RS from the plot of Recommended RS vs
Capacitive Load. Low parasitic capacitive loads (< 5pF)
may not need an RS, since the OPA2694 is nominally
compensated to operate with a 2pF parasitic load. If a long
trace is required, and the 6dB signal loss intrinsic to a
doubly-terminated transmission line is acceptable,
implement a matched impedance transmission line using
microstrip or stripline techniques (consult an ECL design
handbook for microstrip and stripline layout techniques). A
50Ω environment is normally not necessary onboard, and
in fact, a higher impedance environment will improve
distortion, as shown in the Distortion versus Load plots.
With a characteristic board trace impedance defined
based on board material and trace dimensions, a matching
series resistor into the trace from the output of the
OPA2694 is used as well as a terminating shunt resistor at
the input of the destination device. Remember also that the
terminating impedance will be the parallel combination of
the shunt resistor and the input impedance of the
destination device: this total effective impedance should
be set to match the trace impedance. The high output
voltage and current capability of the OPA2694 allows
multiple destination devices to be handled as separate
transmission lines, each with their own series and shunt
terminations. If the 6dB attenuation of a doubly-terminated
transmission line is unacceptable, a long trace can be
series-terminated at the source end only. Treat the trace as
a capacitive load in this case and set the series resistor
value as shown in the plot of Recommended RS vs
Capacitive Load. This will not preserve signal integrity as
well as a doubly-terminated line. If the input impedance of
the destination device is low, there will be some signal
attenuation due to the voltage divider formed by the series
output into the terminating impedance.
INPUT AND ESD PROTECTION
The OPA2694 is built using a very high speed
complementary bipolar process. The internal junction
breakdown voltages are relatively low for these very small
geometry devices. These breakdowns are reflected in the
Absolute Maximum Ratings table. All device pins have
limited ESD protection using internal diodes to the power
supplies, as shown in Figure 14.
These diodes provide moderate protection to input
overdrive voltages above the supplies as well. The
protection diodes can typically support 30mA continuous
current. Where higher currents are possible (for example,
in systems with 15V supply parts driving into the
OPA2694), current-limiting series resistors should be
added into the two inputs. Keep these resistor values as
low as possible, since high values degrade both noise
performance and frequency response.
+VCC
External
Pin
Internal
Circuitry
−
VCC
Figure 14. Internal ESD Protection
e) Socketing a high-speed part like the OPA2694 is not
recommended. The additional lead length and pin-to-pin
capacitance introduced by the socket can create an
extremely troublesome parasitic network which can make
it almost impossible to achieve a smooth, stable frequency
response. Best results are obtained by soldering the
OPA2694 directly onto the board.
21
PACKAGE OPTION ADDENDUM
www.ti.com
29-Jun-2023
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
OPA2694ID
ACTIVE
SOIC
SOIC
D
D
8
8
75
RoHS & Green
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
-40 to 85
-40 to 85
OPA
2694
Samples
OPA2694IDG4
LIFEBUY
75
NIPDAU
OPA
2694
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
29-Jun-2023
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Jan-2022
TUBE
*All dimensions are nominal
Device
Package Name Package Type
Pins
SPQ
L (mm)
W (mm)
T (µm)
B (mm)
OPA2694ID
D
D
SOIC
SOIC
8
8
75
75
506.6
506.6
8
8
3940
3940
4.32
4.32
OPA2694IDG4
Pack Materials-Page 1
PACKAGE OUTLINE
D0008A
SOIC - 1.75 mm max height
SCALE 2.800
SMALL OUTLINE INTEGRATED CIRCUIT
C
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A
PIN 1 ID AREA
6X .050
[1.27]
8
1
2X
.189-.197
[4.81-5.00]
NOTE 3
.150
[3.81]
4X (0 -15 )
4
5
8X .012-.020
[0.31-0.51]
B
.150-.157
[3.81-3.98]
NOTE 4
.069 MAX
[1.75]
.010 [0.25]
C A B
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
[0.11-0.25]
0 - 8
.016-.050
[0.41-1.27]
DETAIL A
TYPICAL
(.041)
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
SYMM
SEE
DETAILS
1
8
8X (.024)
[0.6]
SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
EXPOSED
METAL
EXPOSED
METAL
.0028 MAX
[0.07]
.0028 MIN
[0.07]
ALL AROUND
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
SYMM
1
8
8X (.024)
[0.6]
SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明