SLK2511 [TI]
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER; OC- 48/24 /12/3 SONET / SDH的多速率收发
| 型号： | SLK2511 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER |
| 文件： | 总21页 (文件大小：301K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
D
D
D
Fully Integrated SONET/SDH Transceiver to
Support Clock/Data Recovery and
Multiplexer/Demultiplexer Functions
D
D
Hot Plug Protection
Low Jitter PECL Compatible Differential
Serial Interface With Programmable
De-Emphasis for the Serial Output
Supports OC-48, OC-24, OC-12, Gigabit
Ethernet, and OC-3 Data Rate With Autorate
Detection
D
D
D
D
D
D
D
D
D
On-Chip Termination for LVDS and PECL
Compatible Interface
Supports Transmit Only, Receiver Only,
Transceiver and Repeater Functions in a
Single Chip Through Configuration Pins
Receiver Differential Input Thresholds
150 mV Min
Supports SONET Loop Timing
Low Power CMOS
D
D
D
D
Supports SONET/SDH Frame Detection
On-Chip PRBS Generation and Verification
ESD Protection >2 kV
Supports 4-Bit LVDS (OIF99.102) Electrical
Interface
155-MHz or 622-MHz Reference Clock
Maintains Clock Output in Absence of Data
Local and Remote Loopback
Parity Checking and Generation for the
LVDS Interface
100-Pin PZP Package With PowerPad
Design With 5x5 mm (Typ) Heatsink
D
Single 2.5-V Power Supply
D
Interfaces to Back Plane, Copper Cables, or
Optical Modules
description
The SLK2511 is a single chip multirate transceiver IC used to derive high-speed timing signals for SONET/SDH
based equipment. The chip performs clock and data recovery, serial-to-parallel/parallel-to-serial conversion
and frame detection function conforming to the SONET/SDH standards.
The device can be configured to operate under OC-48, OC-24, OC-12, or OC-3 data rates through the rate
selection pins or the autorate detection function. An external reference clock operating at 155.52 MHz or
622.08 MHz is required for the recovery loop, and it also provides a stable clock source in the absence of serial
data transitions.
The SLK2511 accepts 4-bit LVDS parallel data/clock and generates a NRZ SONET/SDH-compliant signal at
OC-3, OC-12, OC-24, or OC-48 rates. It also recovers the data and clock from the serial SONET stream and
demultiplexes it into 4-bit LVDS parallel data for full duplex operation. TXDATA0 and RXDATA0 are the first bits
that are transmitted and received in time, respectively. The serial interface is a low jitter, PECL compatible
differential interface.
The SLK2511 provides a comprehensive suite of built-in tests for self-test purposes including local and remote
7
loopback and PRBS (2 -1) generation and verification.
The device comes in a 100-pin VQFP package that requires a single 2.5-V supply with 3.3-V tolerant inputs on
the control pins. The SLK2511 is power efficient, dissipating less than 900 mW at 2.488 Gbps, the OC-48 data
rate, and it is characterised for operation from –40°C to 85°C.
AVAILABLE OPTIONS
PACKAGE
T
A
PowerPAD QUAD
(PZP)
–40°C to 85°C
SLK2511IPZP
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
Copyright 2002, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
block diagram
PRBSEN
PRBS
Generator
4
STXDOP
STXDON
SPILL
2:1
MUX
4:1
MUX
MUX
4
4
TXDATA0..TXDATA3
4
TXCLKP
TXCLKN
Parity
Checker
TXPARP
TXPARN
PAR_VALID
RLOOP
TXCLKSRCP
TXCLKSRCN
REFCLKP
REFCLKN
Rate
Select
Transmit Clock
Synthesizer
MUX
REFCLKSEL
LCKREFN
LOOPTIME
RSEL(0–1)
To All The Logic
Recovered
Clock
RESET
LOL
Receive Clock
Recovery
LLOOP
PRBS
Verification
4
4
PRBSPASS
2:1
MUX
SRXDIP
SRXDIN
Q
D
1:4
MUX
RXDAT0..RXDATA3
Frame
Sync
4
Parity
Generator
LOS
SIGDET
RXPARP
RXPARN
RXCLKP
RXCLKN
DIV
FRAMEN
FSYNCP
FSYNCN
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
PZP PACKAGE
(TOP VIEW)
VDDLVDS
FSYNCN
FSYNCP
VDDLVDS
TXCLKSRCN
TXCLKSRCP
GNDLVDS
1
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
GND
PAR_VALID
VDD
2
3
4
PRE1
PRE2
GND
VDDA
5
6
7
8
STXDON
STXDOP
GNDA
VDDPLL
GNDPLL
GNDA
RXCLKN
RXCLKP
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
RXDATA0P
RXDATA0N
RXDATA1P
RXDATA1N
VDDLVDS
GNDLVDS
RXDATA2P
SRXDIP
SRXDIN
VDDA
CONFIG0
CONFIG1
RXDATA2N
RXDATA3P
RXDATA3N
RXPARP
RXPARN
RLOOP
LLOOP
GND
SIGDET
PS
VDD
GND
LCKREFN
VDD
RSVD
LOOPTIME
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
Terminal Functions
clock pins
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
REFCLKP,
REFCLKN
94
95
LVDS/PECL
Differential reference input clock. There is an on-chip 100-Ω termination resistor differentially
compatible input placed between REFCLKP and REFCLKN. The dc bias is also provided on-chip for ac-coupled
case.
RXCLKP,
RXCLKN
67
68
LVDS output
LVDS input
LVDS output
Receive data clock. The data on RXDATA(0:3) is on the falling edges of RXCLKP. The interface
of RXDATA(0:3) and RXCLKP is source synchronous (see Figure 7).
TXCLKP,
TXCLKN
79
80
Transmit data clock. The data on TXDATA(0:3) is latched on the rising edge of TXCLKP.
TXCLKSRCP,
TXCLKSRCN
70
71
Transmit clock source. A clock source generated from the SLK2511 to the downstream device
(i.e., framer) that could be used by the downstream device to transmit data back to the SLK2511.
This clock is frequency-locked to the local reference clock.
serial side data pins
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
SRXDIP,
SRXDIN
14
15
PECL compatible Receive differential pairs; high-speed serial inputs.
input
STXDOP,
STXDON
9
8
PECL compatible Transmit differential pairs; high-speed serial outputs.
output
parallel side data pins
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
FSYNCP,
FSYNCN
73
74
LVDS output
Frame sync pulse. This signal indicates the frame boundaries of the incoming data stream. If the
frame-detect circuit is enabled, FSYNC pulses for four RXCLKP and RXCLKN clock cycles
when it detects the framing patterns.
RXDATA[0:3]
P/N
66–63, LVDS output
60–57
Receivedatapins. ParalleldataonthisbusisvalidonthefallingedgeofRXCLKP(seeFigure7).
RXDATA0 is the first bit received in time.
RXPARP,
RXPARN
56
55
LVDS output
Receive data parity output
TXDATA[0:3]
P/N
88–81 LVDS input
Transmit data pins. Parallel data on this bus is clocked on the rising edge of TXCLKP.
TXDATA0 is the first bit transmitted in time.
TXPARP,
TXPARN
99
98
LVDS input
Transmit data parity input
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
Terminal Functions(Continued)
control/status pins
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
AUTO_DETECT
34
TTL input (with pulldown) Data rate autodetect enable. Enable the autodetection function for different data rates.
CONFIG0,
CONFIG1
17
18
TTL input (with pulldown) Configuration pins. Put the device under one of the four operation modes: TX only, RX
only, transceiver, or repeater mode.
ENABLE
FRAME_EN
LCKREFN
LLOOP
44
27
24
53
45
TTL input (with pullup)
TTL input (with pullup)
TTL input (with pullup)
Standby enable. When this pin is held low, the device is disabled for IDDQ testing.
When high, the device operates normally.
Frame sync enable. When this pin is asserted high, the frame synchronization circuit
for byte alignment is turned on.
Lock to reference. When low, RXCLKP/N output is forced to lock to REFCLK. When
high, RXCLKP/N is the divided down clock extracted from the receive serial data.
TTL input (with pulldown) Local loopback enable. When high, the serial output is internally looped back to its
serial input.
LOL
TTL output
Loss of lock. When the clock recovery loop has locked to the input data stream and the
phase differs by less than 100 ppm from REFCLK then LOL is high. When the phase of
the input data stream differs by more than 100 ppm from REFCLK, then LOL is low. If
the difference is too big (> 500 ppm), the LOL output is not valid.
LOOPTIME
LOS
51
46
TTL input (with pulldown) Loop timing mode. When high, the PLL for clock synthesizer is bypassed. The
recovered clock timing is used to send the transmit data.
TTL output
Loss of signal. When no transitions appear on the input data stream for more than
2.3 µs, a loss of signal occurs and LOS goes high. The device also transmits all zeroes
downstream using REFCLK as its clock source. When a valid SONET signal is
received the LOS signal goes low.
PRBSEN
41
TTL input (with pulldown) PRBS testing enable. When this pin is asserted high, the device is put into the PRBS
testing mode.
PRE1,
PRE2
4
5
TTL input (with pulldown) Programmable de-emphasis control. Combinations of these two bits can be used to
optimize serial data transmission.
PS
21
TTL input (with pulldown) Polarity select. This pin, used with the SIGDET pin, sets the polarity of SIGDET. When
high, SIGDET is an active low signal. When low, SIGDET is an active high signal.
RATEOUT0,
RATEOUT1
37
36
TTL output
Autorate detection outputs. When AUTO_DETECT is high, the autodetection circuit
generates these two bits to indicate the data rates for the downstream device.
RESET
RLOOP
48
54
TTL input
TXFIFO and LOL reset pin. Low is reset and high is normal operation.
TTL input (with pulldown) Remote loopback enable. When high, the serial input is internally looped back to its
serial output with the timing extracted from the serial data.
RSEL0, RSEL1
RX_MONITOR
39
38
TTL input (with pulldown) Datarateconfigurationpins. Putsthedeviceunderoneofthefourdatarateoperations:
OC-48, OC-24, OC-12, or OC-3.
47
TTL input (with pulldown) RX parallel data monitor in repeater mode. This pin is only used when the device is put
under the repeater mode. When high, the RX demux circuit is enabled and the parallel
data is presented. When low, the demux is shut down to save power.
SIGDET
TESTEN
20
TTL input (with pulldown) Signal detect. This pin is generally connected to the output of an optical receiver. This
signal may be active high or active low depending on the optical receiver. The SIGDET
input is XORed with the PS pin to select the active state. When SIGDET is in the
inactive state, data is processed normally. When activated, indicating a loss of signal
event, the transmitter transmits all zeroes and force the LOS signal to go high.
43
TTL input (with pulldown) Production test mode enable. This pin should be left unconnected or tied low.
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
Terminal Functions(Continued)
control/status pins (continued)
TERMINAL
TYPE
TTL output
TTL output
DESCRIPTION
NAME
NO.
PAR_VALID
2
Parity checker output. The internal parity checker on the parallel side of the transmitter
checks for even parity. If there is a parity error, the pin is pulsed low for 2 clock cycles.
PRBSPASS
REFCLKSEL
SPILL
42
40
49
PRBS test result. This pin reports the status of the PRBS test results (high = pass).
When PRBSEN is disabled, the PRBSPASS pin is set low. When PRBSEN is enabled
and a valid PRBS is received, then the PRBSPASS pin is set high.
TTL input (with pulldown) Reference clock select. The device can accept a clock frequency of 155.52 MHz or
622.08 MHz, which is selected by this pin (0 = 622.08-MHz mode and 1 = 155.52-MHz
mode).
TTL output
TX FIFO collision output
voltage supply and reserved pins
TERMINAL
TYPE
DESCRIPTION
NAME
GND
NO.
1, 6, 19, 23, 26, Ground
28, 30, 31, 33
Digital logic ground
GNDA
10, 13
Ground
Analog ground
LVDS ground
GNDLVDS
61, 69, 76, 77, Ground
89, 93, 96, 100
GNDPLL
RSVD
12
52
Supply
PLL ground
Reserved This pin needs to be tied to ground or left floating for normal operation.
VDD
3, 22, 25, 29,
32, 35, 50
Supply
Digital logic supply voltage (2.5 V)
VDDA
7, 16
Supply
Analog voltage supply (2.5 V)
LVDS supply voltage (2.5 V)
VDDLVDS
62, 72, 75, 78, Supply
90, 91, 92, 97
VDDPLL
11
Supply
PLL voltage supply (2.5 V)
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
detailed description
The SLK2511 is designed to support OC-48/24/12. The operating data speed can be configured through the
RSEL0 and RSEL1 pins as indicated in Table 1.
Table 1. Data Rate Select
SERIAL DATA RATE
OC-48:2.488 Gb/s
OC-24:1.244 Gb/s
OC-12:622 Mb/s
OC-3:155 Mb/s
RSEL0
RSEL1
PARALLEL LVDS DATA RATE
622.08 Mbps
TXCLK/RXCLK
622.08 MHz
311.04 MHz
155.52 MHz
38.88 MHz
0
1
0
1
0
0
1
1
311.04 Mbps
155.52 Mbps
38.88 Mbps
The user can also enable the autorate detection circuitry through the AUTO_DETECT pin. The device
automatically detects the OC-N of the data line rate and generates two bits of output to indicate the data rate
to other devices in the system. When using AUTO_DETECT, RSEL0 and RSEL1 need to be set to 00 or be
unconnected.
Table 2. Data Rate Reporting Under Autorate Detection Mode
SERIAL DATA RATE
OC-48:2.488 Gb/s
OC-24:1.244 Gb/s
OC-12:622 Mb/s
OC-3:155 Mb/s
RATEOUT0
RATEOUT1
PARALLEL LVDS DATA RATE
622.08 Mbps
TXCLK/RXCLK
622.08 MHz
311.04 MHz
155.52 MHz
38.88 MHz
0
1
0
1
0
0
1
1
311.04 Mbps
155.52 Mbps
38.88 Mbps
The SLK2511 has four operational modes controlled by two configuration pins. These operational modes are
listed in Table 3. When the device is put in a certain mode, unused circuit blocks are powered down to conserve
the system power.
While the transceiver mode, transmit only mode, and receive only mode are straightforward, the repeater mode
of operation is shown in Figure 5. The receive serial data is recovered by the extracted clock and it is then sent
back out on the transmit serial outputs. The data eye is open both vertically and horizontally in this process. In
the repeater mode, the user can select to turn on the RX demux function through the RX_MONITOR pin and
allow the parallel data to be presented. This feature enables the repeater device not only to repeat but also to
listen in.
Table 3. Operational Modes
MODE
CONFIG0
CONFIG1
DESCRIPTION
Full duplex transceiver mode
Transmit only mode
Receive only mode
1
2
3
4
0
0
1
1
0
1
0
1
Repeater mode
high-speed electrical interface
The high-speed serial I/O uses a PECL compatible interface. The line could be directly coupled or ac-coupled.
See Figure 10 and Figure 11 for configuration details. As shown in the figures, an on-chip 100-Ω termination
resistor is placed differentially at the receive end.
The PECL output also provide de-emphasis for compensating ac loss when driving a cable or PCB backplane
over long distance. The level of the de-emphasis is programmable via PRE1 and PRE2 pins. Users can use
software to control the strength of the de-emphasis to optimize the device for a specific system requirement.
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
detailed description (continued)
Table 4. Programmable De-Emphasis
DE-EMPHASIS LEVEL
PRE1
PRE2
†
(V – 1)
(ODp)d (ODd)
/V
0
1
0
1
0
0
1
1
De-emphasis disabled
10%
20%
30%
†
V
: Differential voltage swing when there is a transition in the data
(ODp)
stream.
V
: Differential voltage swing when there is no transition in the data
(ODd)
stream.
V
(ODp)
V
(ODd)
V
(ODd)
0
Bit
Time
Bit
Time
V
(ODp)
Figure 1. Output Differential Voltage Under De-Emphasis
LVDS parallel data interface
The parallel data interface consists of a 4-bit parallel LVDS data and clock. The device conforms to OIF99.102
specification when operating at the OC-48 rate. When operating at lower serial rates the clock and data
frequency are scaled down accordingly, as indicated in Table 1. The parallel data TXDATA[0:3] is latched on
the rising edge of the TXCLK and then is sent to a data FIFO to resolve any phase difference between TXCLK
and REFCLK. If there is a FIFO overflow condition, the SPILL pin is set high. The FIFO resets itself to realign
between two clocks. The internal PLL for the clock synthesizer is locked to the REFCLK and it is used as the
timing to serialize the parallel data (except for the loop timing mode where the recovered clock is used). On the
receive side, RXDATA[0:3] is updated on the rising edge of RXCLK. Figure 7 and Figure 8 show the timing
diagram for the parallel interface.
The SLK2511 also has a built-in parity checker and generator for error detection of the LVDS interface. On the
transmit side, it accepts the parity bit, TXPARP/N, and performs the parity checking function for even parity. If
an error is detected, it pulses the PAR_VALID pin low for two clock cycles. On the receive side, the parity bit
RXPARP/N is generated for the downstream device for parity error checking.
Differential termination 100-Ω resistors are included on-chip between TXDATAP/N.
reference clock
The device accepts either a 155.52-MHz or a 622.08-MHz clock. A clock select pin (REFCLKSEL) allows the
selection of the external reference clock frequency. The REFCLK input is compatible with the LVDS level and
also the 3.3-V LVPECL level using ac-coupling. A 100-Ω differential termination resistor is included on-chip, as
well as a dc biasing circuit (3 kΩ to VDD and 4.5 kΩ to GND) for the ac-coupled case. A high quality REFCLK
must be used on systems required to meet SONET/SDH standards. For non-SONET/SDH compliant systems,
loose tolerances may be used.
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
detailed description (continued)
Table 5. Reference Clock Frequency
REFCLKSEL
REFERENCE CLOCK FREQUENCY
622.08 MHz
0
1
155.52 MHz
clock and data recovery
The CDR unit of SLK2511 recovers the clock and data from the incoming data streams.
In the event of receive data loss, the PLL automatically locks to the localREFCLKtomaintainfrequencystability.
If the frequency of the data differs by more that 100 ppm with respect to the REFCLK frequency, the LOL pin
is asserted as a warning. Actual loss of lock occurs if the data frequency differs by more than 170 ppm.
minimum transition density
The loop filter transfer function is optimized to enable the CDR to track ppm difference in the clocking and
tolerate the minimum transition density that can be received in a SONET data signal (±20 ppm). The transfer
functionyieldsatypicalcapturetimeof 3500bittimesforrandomincomingNRZdataafterthedeviceispowered
up and achieves frequency locking.
The device tolerates up to 72 consecutive digits (CID) without sustaining an error.
jitter transfer
ThejittertransferislessthanthemaskshowninFigure2(GR-253Figure5-27). Jittertransferfunctionisdefined
as the ratio of jitter on the output signal to the jitter applied on the input signal versus frequency. The input
sinusoidal jitter amplitude is applied up to the mask level in the jitter tolerance requirement (see Figure 3).
P
f
P
(dB)
OC-N/STS-N
LEVEL
c
(kHz)
Slop = –20 dB / Decade
12
24
48
3
500
0.1
Not Specified
2000
130
0.1
0.1
fc
Frequency – kHz
Figure 2. Jitter Transfer
jitter tolerance
Input jitter tolerance is defined as the peak-to-peak amplitude of sinusoidal jitter applied on the input signal that
causes the equivalent 1-dB optical/electrical power penalty. This refers to the ability of the device to withstand
inputjitterwithoutcausingarecovereddataerror. Thedevicehasajittertolerancethatexceedsthemaskshown
in Figure 3 (GR-253 Figure 5-28). This jitter tolerance is measured using a pseudorandom data pattern of
31
2
–1.
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
jitter tolerance (continued)
A3
Slope = –20 dB / Decade
A2
Slope = –20 dB / Decade
A1
f0
f1
f2
f3
f4
Frequency – Hz
OC-N/STS-N
LEVEL
f0
(Hz)
F1
(Hz)
F2
(Hz)
F3
(kHz)
F4
(kHz)
A1
(Ulpp)
A2
(Ulpp)
A3
(Ulpp)
3
10
10
30
300
300
6.5
25
65
0.15
0.15
1.5
1.5
15
15
12
24
48
30
250
Not specified
10
600
6000
100
1000
0.15
1.5
15
Figure 3. Input Jitter Tolerance
jitter generation
The jitter of a serial clock and serial data outputs must not exceed 0.01 UI
/0.1 UI
when a serial data with
p-p
rms
no jitter is presented to the inputs. The measurement bandwidth for intrinsic jitter is 12 kHz to 20 MHz.
loop timing mode
When LOOPTIME is high, the clock synthesizer used to serialize the transmit data is bypassed and the timing
is provided by the recovered clock. However, REFCLK is still needed for the recovery loop operation.
loss of lock indicator
The SLK2511 has a lock detection circuit to monitor the integrity of the data input. When the clock recovery loop
is locked to the input serial data stream, the LOL signal goes high. If the recovered clock frequency deviates
from the reference clock frequency by more than 100 ppm, LOL goes low. If the data stream clock rate deviates
by more than 170 ppm, loss of lock occurs. If the data streams clock rate deviates more than 500 ppm from the
local reference clock, the LOL output status might be unstable. Upon power up, the LOL goes low until the PLL
is close to phase lock with the local reference clock.
loss of signal
The loss of signal (LOS) alarm is set high when no transitions appear in the input data path for more than 2.3 µs.
The LOS signal becomes active when the above condition occurs. If the serial inputs of the device are
ac-coupled to its source, the ac-couple capcitor needs to be big enough to maintain a signal level above the
threshold of the receiver for the 2.3 µs no transition period. Once activated, the LOS alarm pin is latched high
until the receiver detects an A1A2 pattern. The recovered clock (RXCLK) is automatically locked to the local
reference when LOS occurs. The parallel data (RXDATAx) may still be processed even when LOS is activated.
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
detailed description (continued)
signal detect
The SLK2511 has an input SIGDET pin to force the device into the loss of signal state. This pin is generally
connected to the signal detect output of the optical receiver. Depending on the optics manufacturer, this signal
can be either active high or active low. To accommodate the differences, a polarity select (PS) pin is used. For
an active low, SIGDET input sets the PS pin high. For an active high, SIGDET input sets the PS pin low. When
the PS signal pin and SIGDET are of opposite polarities, the loss of signal state is generated and the device
transmits all zeroes downstream.
multiplexer operation
The 4-bit parallel LVDS data is clocked into an input buffer by a clock derived from the synthesized clock. The
data is then clocked into a 4:1 multiplexer. The D0 bit is the most significant bit and is shifted out first in the serial
output stream.
demultiplexer operation
The serial 2.5 Gbps data is clocked into a 1:4 demultiplexer by the recovered clock. The D0 bit is the first bit
that is received in time from the input serial stream. The 4-bit parallel data is then sent to the LVDS driver along
with the divided down recovered clock.
frame synchronization
The SLK2511 has a SONET/SDH-compatible frame detection circuit that can be enabled or disabled by the
user. Frame detection is enabled when the FRAMEN pin is high. When enabled it detects the A1, A2 framing
pattern, which is used to locate and align the byte and frame boundaries of the incoming data stream. When
FRAMEN is low the frame detection circuitry is disabled and the byte boundary is frozen to the location found
when detection was previously enabled.
The frame detect circuit searches the incoming data for three consecutive A1 bytes followed immediately by
one A2 byte. The data alignment circuit then aligns the parallel output data to the byte and frame boundaries
of the incoming data stream. During the framing process the parallel data bus does not contain valid and aligned
data. Upon detecting thethird A1, A2 framing patterns that are separated by 125 µs from each other, the FSYNC
signal goes high for 4 RXCLK cycles, indicating frame synchronization has been achieved.
The probability that random data in a SONET/SDH data stream mimics the framing pattern in the data payload
is extremely low. However, there is a state machine built in to prevent false reframing if a framing pattern does
show up in the data payload.
testability
The SLK2511 has a comprehensive suite of built-in self-tests. The loopback function provides for at-speed
testing of the transmit/receive portions of the circuitry. The enable pin allows for all circuitry to be disabled so
that an Iddq test can be performed. The PRBS function allows for a BIST (built-in self-test).
IDDQ function
When held low, the ENABLE pin disables all quiescent power in both the analog and digital circuitry. This allows
for Iddq testing on all power supplies and can also be used to conserve power when the link is inactive.
local loopback
The LLOOP signal pin controls the local loopback. When LLOOP is high, the loopback mode is activated and
theparalleltransmitdataisselectedandpresentedontheparallelreceivedataoutputpins. Theparalleltransmit
data is also multiplexed and presented on the high-speed serial transmit pins. Local loopback can only be
enabled when the device is under the transceiver mode.
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
detailed description (continued)
SRXDIP
D
SRXDIN
RXDATA (3–0)
1:4 Serial to
Parallel
RXCLK
Recovered Clock
LLOOP
TXDATA (3–0)
STXDOP
D
4:1 Parallel to
Serial
STXDON
TXCLK
2.488 GHz
PLL
Figure 4. Local Loopback Data Path
remote loopback
The RLOOP signal pin controls the remote loopback. When RLOOP is high, the serial receive data is selected
and presented on the serial transmit data output pins. The serial received data is also demultiplexed and
presented on the parallel receive data pins. The remote loop can be enabled only when the device is under
transceiver mode. When the device is put under the repeater mode with RX_MONITOR high, it performs the
same function as the remote loopback.
SRXDIP
D
RXDATA (3–0)
SRXDIN
1:4 Serial to
Parallel
RXCLK
Recovered Clock
STXDOP
STXDON
D
4:1 Parallel to
Serial
2.488 GHz
PLL
LLOOP
Figure 5. Remote Loopback Data Path/Repeater Mode Operation
PRBS
The SLK2511 has two built-in pseudorandom bit stream (PRBS) functions. The PRBS generator is used to
transmit a PRBS signal. The PRBS verifier is used to check and verify a received PRBS signal.
When the PRBSEN pin is high, the PRBS generator and verifier are both enabled. A PRBS is generated and
fed into the parallel transmitter input bus. Data from the normal input source is ignored in PRBS mode. The
PBRS pattern is then fed through the transmitter circuitry as if it was normal data and sent out by the transmitter.
The output can be sent to a bit error rate tester (BERT) or to the receiver of another SLK2511. If an error occurs
in the PRBS pattern, the PRBSPASS pin is set low for 2 RXCLKP/N cycles.
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
detailed description (continued)
power-on reset
Upon application of minimum valid power, the SLK2511 generates a power-on reset. During the power-on reset
the PRXDATA[0:3] signal pins goes to 3-state. RXCLKP and RXCLKN are held low. The length of the power-on
reset cycle is dependent upon the REFCLKP and REFCLKN frequency but is less than 1 ms in duration.
†
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 3 V
DD
Voltage range: TTL input terminals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 4 V
LVDS terminals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 3 V
Any other terminal except above . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to V
+ 0.3 V
DD
Package power dissipation, P . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
D
Storage temperature, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
Electrostatic discharge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HBM: 2 kv
Characterized free-air operating temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C
A
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATING TABLE
§
T
≤25°C
DERATING FACTOR
T = 85°C
A
POWER RATING
A
PACKAGE
POWER RATING
ABOVE T = 25°C
A
‡
¶
PZP
3.4 W
33.78 mW/°C
22.78 mW/°C
1.3 W
PZP
2.27 W
0.911 W
‡
§
¶
2 oz trace and copper pad with solder.
This is the inverse of the traditional junction-to-ambient thermal resistance (R
2 oz trace and copper pad without solder.
).
θJA
recommended operating conditions
PARAMETER
TEST CONDITIONS
MIN NOM
MAX
UNIT
V
Supply voltage, V
2.375
2.5 2.625
DD
Power dissipation, P
Shutdown current
Frequency = 2.488 Gb/sec, PRBS pattern
Enable = 0, VDDA, VDD pins, VDD = max
900
20
1100
mW
µA
D
Operating free-air temperature, T
–40
85
°C
A
start up sequence
To ensure proper start up, follow one of the following steps when powering up the SLK2511.
1. Keep ENABLE (pin 44) low until power supplies and reference clock have become stable.
2. Drive ENABLE (pin 44) low for at least 30 ns after power supplies and reference clock have become stable.
The following step is recommended with either of the above two sequences.
3. Drive RESET low for at least 10 ns after link has become stable to center the TXFIFO.
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
electrical characteristics over recommended operating conditions (unless otherwise noted)
TTL
PARAMETER
High-level input voltage
TEST CONDITIONS
MIN
TYP
MAX
3.6
UNIT
V
V
V
2
IH
Low-level input voltage
Input high current
0.80
40
V
IL
I
I
V
V
= MAX,
= MAX,
= –1 mA
= 1 mA
V
V
= 2 V
= 4 V
µA
µA
V
IH
DD
DD
OH
OH
IN
Input low current
–40
IL
IN
V
V
High-level output voltage
Low-level output voltage
Input capacitance
I
I
2.10
2.3
OH
0.25
0.5
4
V
OL
C
pF
I
LVDS input signals
PARAMETER
TEST CONDITIONS
MIN
825
100
TYP
MAX
UNIT
mV
mV
pF
V
V
Input voltage
1575
I
Input differential threshold voltage
Input capacitance
ID(th)
C
R
3
I
I
Input differential impedance
Input setup time requirement
Input hold time requirement
Input clock duty cycle
On-chip termination
See Figure 8
80
300
300
40%
100
120
Ω
t
t
ps
su
See Figure 8
ps
h
T
60%
(duty)
LVDS output signals
PARAMETER
TEST CONDITIONS
MIN
300
TYP
MAX
800
1375
25
UNIT
V
V
Output differential voltage
OD
Output common mode voltage
1070
OS
R
= 100 ±1%
mV
L
∆V
Change V
between 1 and 0
between 1 and 0
OD
OS
OD
OS
∆V
Change V
25
I
I
, I
,
(SP) (SN)
(SPN)
Output short circuit current
Power-off current
Outputs shorted to ground or shorted together
= 0 V
24
mA
I
t
t
V
DD
10
100
100
µA
off
(cq_min)
(cq_max)
Clock-output time
See Figure 7
20% to 80%
ps
ps
t /t
r f
Output transition time
Output clock duty cycle
100
300
45%
55%
Bit
times
Data output to FRAME_SYNC delay
4
7
timing requirements over recommended operating conditions (unless otherwise noted)
reference clock (REFCLK)
PARAMETER
TEST CONDITIONS
MIN
–20
TYP
MAX
20
UNIT
†
Frequency tolerance
ppm
Duty cycle
40%
50%
60%
3
Jitter
12 kHz to 20 MHz
ps rms
†
The ±20 ppm tolerance is required to meet SONET/SDH requirements. For non-SONET/SDH compliant systems, looser tolerances may apply.
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
PLL performance specifications
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
PLL startup lock time
V , V
DD DDC
= 2.3 V, after REFCLK is stable
1
ms
Bit
Times
Acquisition lock time
Valid SONET signal or PRBS OC-48
2031
serial transmitter/receiver characteristics
PARAMETER
TEST CONDITIONS
PRE2 = 0, Rt = 50,
See Table 4 and Figure 1
MIN
NOM MAX
UNIT
PRE1 = 0,
650
850
1000
mV
V
= |STXDOP–STXDON| transmit
,
(ODD)
PRE1 = 1,
PRE1 = 0,
PRE1 = 1,
Rt = 50 Ω
PRE2 = 0
550
540
750
700
900
860
differential output voltage under
de-emphasis
PRE2 = 1
PRE2 = 1
mV
500
650
800
V
V
Transmit common mode voltage range
Receiver Input voltage requirement,
1100
1250
1400
mV
mV
(CMT)
150
V
ID
=|SRXDIP–SRXDIN|
Receiver common mode voltage range
Receiver input leakage
1100
–550
80
1250
100
2250
550
120
1
mV
µA
Ω
(CMR)
I
l
R
Receiver differential impedance
Receiver input capacitance
l
C
pF
I
t
t
50
d(TX_Latency)
Bit
Times
50
d(RX_Latency)
serial differential switching characteristics over recommended operating conditions (unless
otherwise noted)
PARAMETER
Differential signal rise time (20% to 80%)
Output jitter
TEST CONDITIONS
MIN
TYP
100
MAX
UNIT
t
t
R
= 50 Ω,
80
140
ps
t
L
Jitter-free data,
RLOOP = 1
RLOOP = 1
12 kHz to 20 MHz, RLOOP = 1
See Figure 3
0.05
0.1 UI
(pp)
j
Jitter tolerance
Jitter transfer
See Figure 2
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
TYPICAL CHARACTERISTICS
49.9 Ω
V
OD
49.9 Ω
V
OS
C
= 5 pF MAX
L
100%
80%
V
OD(H)
0 V
V
OD(L)
20%
0%
t
t
f
r
Figure 6. Test Load and Voltage Definitions for LVDS Outputs
RXCLKP
t
(cq_min)
t
(cq_max)
RXDATA
P/N
Figure 7. LVDS Output Waveform
TXCLKP
t
su
t
h
TXDATA
P/N
Figure 8. LVDS Input Waveform
16
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
APPLICATION INFORMATION
50 Ω
50 Ω
C
5 pF
L
C
5 pF
L
Figure 9. Transmitter Test Setup
V
DD
5 kΩ
TXP
TXN
RXP
50
5 kΩ
+
_
V
DD
100 Ω
GND
5 kΩ
RXN
50
5 kΩ
GND
Transmitter
Media
Receiver
Figure 10. High-Speed I/O Directly Coupled Mode
V
DD
5 kΩ
TXP
TXN
RXP
50
50
5 kΩ
+
V
DD
100 Ω
_
GND
5 kΩ
RXN
5 kΩ
GND
Transmitter
Media
Receiver
Figure 11. High-Speed I/O AC Coupled Mode
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
APPLICATION INFORMATION
designing with the PowerPad package
The SLK2511 is housed in high-performance, thermally enhanced, 100-pin PZP PowerPAD packages. Use of
a PowerPAD package does not require any special considerations except to note that the PowerPAD, which
is an exposed die pad on the bottom of the device, is a metallic thermal and electrical conductor. Correct device
operation requires that the PowerPAD be soldered to the thermal land. Do not run any etches or signal vias
under the device, but have only a grounded thermal land, as explained below. Although the actual size of the
exposed die pad may vary, the minimum size required for the keepout area for the 100-pin PZP PowerPAD
package is 12 mm × 12 mm.
A thermal land, which is an area of solder-tinned-copper, is required underneath the PowerPAD package. The
thermal land varies in size depending on the PowerPAD package being used, the PCB construction, and the
amount of heat that needs to be removed. In addition, the thermal land may or may not contain numerous
thermal vias, depending on PCB construction.
Other requirements for thermal lands and thermal vias are detailed in the TI application note PowerPAD
Thermally Enhanced Package Application Report, TI literature number SLMA002, available via the TI Web
pages beginning at URL http://www.ti.com.
Figure 12. Example of a Thermal Land
For the SLK2511, this thermal land should be grounded to the low-impedance ground plane of the device. This
improves not only thermal performance but also the electrical grounding of the device. It is also recommended
that the device ground terminal landing pads be connected directly to the grounded thermal land. The land size
should be as large as possible without shorting device signal terminals. The thermal land may be soldered to
the exposed PowerPAD using standard reflow soldering techniques.
While the thermal land may be electrically floated and configured to remove heat to an external heat sink, it is
recommended that the thermal land be connected to the low-impedance ground plane of the device. More
information may be obtained from the TI application note PHY Layout, TI literature number SLLA020.
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SLK2511
OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS522A – JUNE 2002 – REVISED OCTOBER 2002
MECHANICAL DATA
PZP (S-PQFP-G100)
PowerPAD PLASTIC QUAD FLATPACK
0,27
M
0,50
75
0,08
0,17
51
50
76
Thermal Pad
(see Note D)
26
100
0,13 NOM
1
25
12,00 TYP
Gage Plane
14,20
SQ
13,80
16,20
SQ
0,25
0,15
15,80
0°–ā7°
0,05
1,05
0,95
0,75
0,45
Seating Plane
0,08
1,20 MAX
4146929/A 04/99
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MS-026
For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm
PowerPAD is a trademark of Texas Instruments.
19
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
17-May-2005
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
SLK2511IPZP
ACTIVE
HTQFP
PZP
100
90 Green (RoHS & CU NIPDAU Level-3-260C-168 HR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS
&
no Sb/Br)
-
please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明