SN54ALS653FK [TI]
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS; 八路总线收发器和寄存器具有三态输出
| 型号： | SN54ALS653FK |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS |
| 文件： | 总22页 (文件大小：332K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
SN54ALS’, SN54AS’ . . . JT PACKAGE
SN74ALS’, SN74AS’ . . . DW OR NT PACKAGE
Bus Transceivers/Registers
Independent Registers and Enables for A
(TOP VIEW)
and B Buses
CLKAB
SAB
OEAB
A1
V
CC
Multiplexed Real-Time and Stored Data
Choice of True or Inverting Data Paths
1
24
23
22
21
20
19
18
17
16
15
14
CLKBA
SBA
OEBA
B1
2
3
Choice of 3-State or Open-Collector
Outputs to A Bus
4
A2
5
Package Options Include Plastic
A3
B2
6
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
A4
B3
7
A5
B4
8
A6
B5
9
A7
B6
10
11
DEVICE
A OUTPUT
B OUTPUT
LOGIC
A8
B7
SN74ALS651A,
’AS651
GND 12
13 B8
3 State
3 State
Inverting
SN54ALS652,
SN74ALS652A,
’AS652
SN54ALS’, SN54AS’ . . . FK PACKAGE
3 State
3 State
True
(TOP VIEW)
’ALS653
Open Collector
Open Collector
3 State
3 State
Inverting
True
SN74ALS654
description
4
3
2 1 28 27 26
5
6
7
8
9
25 OEBA
A1
A2
A3
NC
A4
A5
A6
These devices consist of bus-transceiver circuits,
D-type flip-flops, and control circuitry arranged for
multiplexed transmission of data directly from the
data bus or from the internal storage registers.
Output-enable (OEAB and OEBA) inputs are
provided to control the transceiver functions.
Select-control (SAB and SBA) inputs are provided
to select real-time or stored data transfer. The
circuitry used for select control eliminates the
typical decoding glitch that occurs in a multiplexer
during the transition between stored and real-time
data. A low input level selects real-time data, and
a high input level selects stored data. Figure 1
24
23
22
21
20
19
B1
B2
NC
B3
B4
B5
10
11
12 13 14 15 16 17 18
NC – No internal connection
illustrates the four fundamental bus-management functions that can be performed with the octal bus
transceivers and registers.
Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at
the appropriate clock (CLKAB or CLKBA) terminals, regardless of the select- or output-control terminals. When
SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type
flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input.
When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains
at its last state.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
description (continued)
The -1 versions of the SN74ALS651A and SN74ALS652A are identical to the standard versions except that the
recommended maximum I
SN54ALS652, SN54ALS653, SN74ALS653, and SN74ALS654.
for the -1 versions is increased to 48 mA. There are no -1 versions of the
OL
The SN54ALS’ and SN54AS’ families are characterized for operation over the full military temperature range
of –55°C to 125°C. The SN74ALS’ and SN74AS’ families are characterized for operation from 0°C to 70°C.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
3
21
1
23
2
22
SBA
L
3
21
1
23
2
22
SBA
X
CLKAB CLKBA SAB
CLKAB CLKBA SAB
OEAB OEBA
OEAB OEBA
L
L
X
X
X
H
H
X
X
L
REAL-TIME TRANSFER
BUS B TO BUS A
REAL-TIME TRANSFER
BUS A TO BUS B
3
21
23
2
22
3
21
1
23
CLKAB CLKBA SAB
H or L H or L
2
22
SBA
H
1
CLKAB CLKBA SAB
SBA
X
OEAB OEBA
OEAB OEBA
X
L
L
H
X
H
X
↑
X
X
X
H
L
H
↑
X
X
X
↑
↑
STORAGE FROM
A, B, OR A AND B
TRANSFER STORED DATA
TO A AND/OR B
Pin numbers are for the DW, JT, and NT packages.
Figure 1. Bus-Management Functions
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
FUNCTION TABLES
SN54ALS653, SN54AS651,
SN74ALS651A, SN74ALS653, SN74AS651
†
INPUTS
CLKAB
DATA I/O
OPERATION OR FUNCTION
OEAB
OEBA
CLKBA
SAB
X
SBA
X
A1–A8
Input
B1–B8
Input
L
L
H
H
H
H
X
L
H or L
H or L
Isolation
↑
↑
X
X
Input
Input
Store A and B data
‡
X
H
L
↑
H or L
X
X
Input
Unspecified
Output
Input
Store A, hold B
‡
X
↑
↑
X
Input
Store A in both registers
Hold A, store B
‡
H or L
↑
X
X
Unspecified
Output
Output
Output
Input
‡
X
L
↑
X
↑
X
X
X
X
L
Input
Store B in both registers
Real-time B data to A bus
Stored B data to A bus
Real-time A data to B bus
Stored A data to B bus
L
L
L
Input
L
L
X
H or L
X
H
X
X
Input
H
H
H
H
X
Output
Output
H or L
X
H
Input
Stored A data to B bus and
stored B data to A bus
H
L
H or L
H or L
H
H
Output
Output
†
‡
The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always
enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.
Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered to load both registers.
SN54ALS652, SN54AS652,
SN74ALS652A, SN74ALS654, SN74AS652
†
INPUTS
CLKAB
DATA I/O
OPERATION OR FUNCTION
OEAB
OEBA
CLKBA
SAB
X
SBA
X
A1–A8
Input
B1–B8
Input
L
L
H
H
H
H
X
L
H or L
H or L
Isolation
↑
↑
X
X
Input
Input
Store A and B data
‡
X
H
L
↑
H or L
X
X
Input
Unspecified
Output
Input
Store A, hold B
‡
X
↑
↑
X
Input
Store A in both registers
Hold A, store B
‡
H or L
↑
X
X
Unspecified
Output
Output
Output
Input
‡
X
L
↑
X
↑
X
X
X
X
L
Input
Store B in both registers
Real-time B data to A bus
Stored B data to A bus
Real-time A data to B bus
Stored A data to B bus
L
L
L
Input
L
L
X
H or L
X
H
X
X
Input
H
H
H
H
X
Output
Output
H or L
X
H
Input
Stored A data to B bus and
stored B data to A bus
H
L
H or L
H or L
H
H
Output
Output
†
‡
The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always
enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.
Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered to load both registers.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
†
logic symbols
SN54AS651,
SN74ALS651A, SN74AS651
SN54ALS652, SN54AS652,
SN74ALS652A, SN74AS652
21
21
OEBA
3
OEBA
EN1 [BA]
EN2 [AB]
EN1 [BA]
EN2 [AB]
3
OEAB
23
OEAB
CLKBA
SBA
23
22
1
CLKBA
22
C4
G5
C4
G5
SBA
1
CLKAB
2
CLKAB
SAB
C6
C6
2
SAB
G7
G7
20
20
4D
2
B1
4D
2
B1
5
5
5
5
≥1
≥1
4
4
A1
A1
1
1
1
1
6D
7
7
≥1
6D
7
7
≥1
1
1
5
A2
6
19
18
17
16
15
14
13
5
19
18
17
16
15
14
13
B2
B3
B4
B5
B6
B7
B8
A2
A3
A4
A5
A6
A7
A8
B2
B3
B4
B5
B6
B7
B8
6
A3
7
7
A4
8
8
A5
9
9
A6
10
A7
11
10
11
A8
SN54ALS653, SN74ALS653
SN74ALS654
21
21
OEBA
3
OEBA
EN1 [BA]
EN2 [AB]
EN1 [BA]
EN2 [AB]
3
OEAB
23
OEAB
CLKBA
SBA
23
22
1
CLKBA
22
C4
G5
C4
G5
SBA
1
CLKAB
2
CLKAB
SAB
C6
C6
2
SAB
G7
G7
20
20
4D
2
B1
4D
B1
5
5
5
5
≥1
≥1
4
4
A1
A1
1
1
1
1
6D
7
7
≥1
6D
7
7
≥1
2
1
1
5
A2
6
19
18
17
16
15
14
13
5
19
18
17
16
15
14
13
B2
B3
B4
B5
B6
B7
B8
A2
A3
A4
A5
A6
A7
A8
B2
B3
B4
B5
B6
B7
B8
6
A3
7
7
A4
8
8
A5
9
9
A6
10
A7
11
10
11
A8
†
These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
logic diagrams (positive logic)
21
OEBA
SN54ALS653, SN54AS651,
SN74ALS651A, SN74ALS653, SN74AS651
3
OEAB
CLKBA
SBA
23
22
1
CLKAB
2
SAB
One of Eight Channels
1D
C1
4
A1
20
B1
1D
C1
To Seven Other Channels
SN54ALS652, SN54AS652,
21
OEBA
SN74ALS652A, SN74ALS654, SN74AS652
3
OEAB
CLKBA
SBA
23
22
1
CLKAB
2
SAB
One of Eight Channels
1D
C1
4
A1
20
B1
1D
C1
To Seven Other Channels
Pin numbers shown are for the DW, JT, and NT packages.
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V : Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, T : SN54ALS652 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74ALS651A, SN74ALS652A . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN74ALS651A
MIN NOM MAX
UNIT
V
V
V
Supply voltage
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
IH
0.8
–15
24
V
IL
I
I
f
t
mA
OH
Low-level output current
Clock frequency
mA
MHz
ns
OL
clock
w
‡
48
0
12.5
12.5
10
40
CLKBA or CLKAB high
CLKBA or CLKAB low
A or B
Pulse duration
t
t
Setup time before CLKAB↑ or CLKBA↑
Hold time after CLKAB↑ or CLKBA↑
Operating free-air temperature
ns
ns
°C
su
A or B
0
h
T
A
0
70
‡
Applies only to the SN74ALS651A-1 and only if V
CC
is maintained between 4.75 V and 5.25 V
recommended operating conditions
SN54ALS652
MIN NOM MAX
SN74ALS652A
UNIT
MIN NOM
MAX
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
IH
0.7
–12
12
0.8
–15
24
V
IL
I
I
f
t
mA
OH
Low-level output current
Clock frequency
mA
MHz
ns
OL
clock
w
‡
48
0
14.5
14.5
15
35
0
12.5
12.5
10
40
CLKBA or CLKAB high
CLKBA or CLKAB low
A or B
Pulse duration
t
t
Setup time before CLKAB↑ or CLKBA↑
Hold time after CLKAB↑ or CLKBA↑
Operating free-air temperature
ns
ns
°C
su
A or B
5
0
h
T
A
–55
125
0
70
‡
Applies only to the SN74ALS652A-1 and only if V
CC
is maintained between 4.75 V and 5.25 V
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN74ALS651A
PARAMETER
TEST CONDITIONS
UNIT
†
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
= –0.4 mA
= –3 mA
V
–2
CC
OH
OH
OH
OL
OL
OL
CC
2.4
3.2
V
V
OH
V
= 4.5 V
= 4.5 V
CC
CC
= –15 mA
2
= 12 mA
0.25
0.35
0.35
0.4
0.5
0.5
0.1
0.1
20
V
V
OL
= 24 mA
V
CC
V
CC
V
CC
= 4.75 V,
= 5.5 V,
= 5.5 V,
= 48 mA (-1 versions)
Control inputs
A or B ports
V = 7 V
I
I
I
mA
I
V = 5.5 V
I
Control inputs
V
CC
= 5.5 V,
V = 2.7 V
I
µA
IH
IL
‡
20
A or B ports
Control inputs
–0.2
–0.2
–112
68
I
I
V
V
= 5.5 V,
= 5.5 V,
V = 0.4 V
I
mA
mA
CC
‡
A or B ports
§
V
O
= 2.25 V
–30
CC
O
Outputs high
Outputs low
42
52
52
I
V
CC
= 5.5 V
82
mA
CC
Outputs disabled
82
†
‡
§
All typical values are at V
= 5 V, T = 25°C.
A
CC
For I/O ports, the parameters I and I include the off-state output current.
IH
IL
The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I
.
OS
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54ALS652
SN74ALS652A
PARAMETER
TEST CONDITIONS
UNIT
†
†
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
I
= –0.4 mA
= –3 mA
V
–2
V
–2
CC
OH
OH
OH
OH
OL
OL
OL
CC
2.4
CC
2.4
3.2
3.2
V
V
OH
V
CC
= 4.5 V
= –12 mA
2
= –15 mA
2
= 12 mA
0.25
0.4
0.25
0.35
0.35
0.4
0.5
0.5
0.1
0.1
20
V
CC
= 4.5 V
V
OL
= 24 mA
V
CC
V
CC
V
CC
= 4.75 V,
= 5.5 V,
= 5.5 V,
= 48 mA (-1 versions)
Control inputs
A or B ports
V = 7 V
I
0.1
0.1
I
I
mA
I
V = 5.5 V
I
Control inputs
20
V
CC
= 5.5 V,
V = 2.7 V
I
µA
IH
IL
‡
20
20
A or B ports
Control inputs
–0.2
–0.2
–112
76
–0.2
–0.2
–112
76
I
I
V
V
= 5.5 V,
= 5.5 V,
V = 0.4 V
I
mA
mA
CC
‡
A or B ports
§
V
O
= 2.25 V
–20
–30
O
CC
Outputs high
Outputs low
47
55
55
47
55
55
I
V
CC
= 5.5 V
88
88
mA
CC
Outputs disabled
88
88
†
‡
§
All typical values are at V
= 5 V, T = 25°C.
A
CC
For I/O ports, the parameters I and I include the off-state output current.
IH
IL
The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I
.
OS
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
switching characteristics (see Figure 2)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
†
= MIN to MAX
SN74ALS651A
MIN
40
8
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
32
17
18
10
38
21
25
21
20
18
9
CLKBA or CLKAB
A or B
A or B
B or A
A or B
A or B
A
5
2
ns
ns
ns
ns
ns
ns
ns
2
‡
8
SBA or SAB
(with A or B high)
6
‡
8
SBA or SAB
(with A or B low)
7
3
OEBA
5
2
A
OEBA
OEAB
3
12
22
21
12
14
3
B
6
2
OEAB
B
2
†
‡
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
switching characteristics (see Figure 2)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
†
= MIN to MAX
SN54ALS652 SN74ALS652A
MIN
35
10
5
MAX
MIN
40
8
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
35
20
20
15
40
23
30
24
20
22
12
20
25
21
12
21
30
17
18
12
35
20
25
20
17
18
10
16
22
18
10
16
CLKBA or CLKAB
A or B
A or B
B or A
A or B
A or B
A
5
5
4
ns
ns
ns
ns
ns
ns
ns
3
3
15
6
8
‡
SBA or SAB
(with A or B high)
6
8
8
‡
SBA or SAB
(with A or B low)
5
5
3
3
OEBA
5
5
1
1
A
OEBA
OEAB
2
2
8
3
B
6
5
1
1
OEAB
B
2
2
†
‡
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V : All inputs and A I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
B I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, T : SN54ALS653 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74ALS653, SN74ALS654 . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54ALS653
MIN NOM MAX
SN74ALS653
MIN NOM MAX
UNIT
V
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output voltage
High-level output current
Low-level output current
Clock frequency
IH
0.7
5.5
–12
12
0.8
5.5
–15
24
V
IL
A ports
B ports
V
OH
I
I
f
mA
mA
MHz
OH
OL
0
20
25
0
14.5
14.5
10
35
clock
CLKBA or CLKAB high
CLKBA or CLKAB low
A or B
t
w
Pulse duration
ns
20
t
t
Setup time before CLKAB↑ or CLKBA↑
Hold time after CLKAB↑ or CLKBA↑
Operating free-air temperature
15
ns
ns
°C
su
A or B
5
0
h
T
A
–55
125
0
70
recommended operating conditions
SN74ALS654
UNIT
MIN NOM
MAX
V
V
V
V
Supply voltage
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output voltage
High-level output current
Low-level output current
Clock frequency
IH
0.8
5.5
–15
24
V
IL
A ports
B ports
V
OH
I
I
f
mA
mA
MHz
OH
OL
0
14.5
14.5
10
35
clock
CLKBA or CLKAB high
CLKBA or CLKAB low
A or B
t
w
Pulse duration
ns
t
t
Setup time before CLKAB↑ or CLKBA↑
Hold time after CLKAB↑ or CLKBA↑
Operating free-air temperature
ns
ns
°C
su
A or B
0
h
T
A
0
70
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54ALS653
SN74ALS653
PARAMETER
TEST CONDITIONS
UNIT
†
†
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
= –0.4 mA
= –3 mA
= –12 mA
= –15 mA
= 12 mA
V
–2
V
–2
CC
OH
OH
OH
OH
OL
OL
CC
2.4
CC
2.4
3.2
3.2
B ports
V
OH
V
CC
= 4.5 V
2
2
0.25
0.4
0.25
0.35
0.4
0.5
0.1
0.1
20
V
OL
V
CC
= 4.5 V
V
= 24 mA
Control inputs
A or B ports
V
V
= 5.5 V,
= 5.5 V,
V = 7 V
I
0.1
0.1
CC
I
I
I
mA
µA
mA
I
V = 5.5 V
I
CC
Control inputs
20
V
= 5.5 V,
= 5.5 V,
V = 2.7 V
I
IH
CC
CC
‡
20
20
A or B ports
Control inputs
–0.2
–0.2
0.1
–0.2
–0.2
0.1
–112
76
V
V = 0.4 V
I
IL
‡
A or B ports
I
I
A ports
B ports
V
V
= 4.5 V,
= 5.5 V,
V
V
= 5.5 V
mA
mA
OH
CC
OH
= 2.25 V
§
–20
–112
76
–30
CC
O
O
Outputs high
Outputs low
47
55
55
47
55
55
I
V
CC
= 5.5 V
88
88
mA
CC
Outputs disabled
88
88
†
‡
§
All typical values are at V
= 5 V, T = 25°C.
A
CC
For I/O ports, the parameters I and I include the off-state output current.
IH
IL
The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I
.
OS
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN74ALS654
PARAMETER
TEST CONDITIONS
UNIT
†
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
= –0.4 mA
= –3 mA
= –15 mA
= 12 mA
V
–2
CC
OH
OH
OH
OL
OL
CC
2.4
B ports
3.2
V
OH
V
= 4.5 V
= 4.5 V
CC
CC
2
0.25
0.35
0.4
0.5
0.1
0.1
20
V
OL
V
V
= 24 mA
Control inputs
A or B ports
V
V
= 5.5 V,
= 5.5 V,
V = 7 V
I
CC
I
I
I
mA
µA
mA
I
V = 5.5 V
I
CC
Control inputs
V
= 5.5 V,
= 5.5 V,
V = 2.7 V
I
IH
CC
CC
‡
A or B ports
20
Control inputs
–0.2
–0.2
0.1
–112
76
V
V = 0.4 V
I
IL
‡
A or B ports
I
I
A ports
V
V
= 4.5 V,
= 5.5 V,
V
V
= 5.5 V
mA
mA
OH
CC
OH
= 2.25 V
O
§
B ports
–30
O
CC
Outputs high
Outputs low
47
55
55
I
V
CC
= 5.5 V
88
mA
CC
Outputs disabled
88
†
‡
§
All typical values are at V
For I/O ports, the parameters I and I include the off-state output current.
The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I
= 5 V, T = 25°C.
A
IH IL
CC
.
OS
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
switching characteristics (see Figure 2)
V
C
R
= 4.5 V to 5.5 V,
= 50 pF,
= 680 Ω (A outputs),
CC
L
L
FROM
(INPUT)
TO
(OUTPUT)
R1 = R2 = 500 Ω (B outputs),
T
A
PARAMETER
UNIT
†
= MIN to MAX
SN54ALS653 SN74ALS653
MIN
25
16
6
MAX
MIN
35
16
6
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
71
24
35
20
20
18
63
18
68
27
68
27
30
25
40
25
35
27
25
25
16
21
64
22
30
17
18
15
56
15
62
25
62
25
35
22
25
22
30
24
22
22
14
16
CLKBA
A
B
B
A
A
A
B
B
A
B
B
10
5
10
5
CLKAB
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
5
A
B
1.5
8
2
12
2
2
‡
12
5
19
5
SBA
(with B high)
‡
12
5
19
5
SBA
(with B low)
‡
8
15
6
SAB
(with A high)
6
‡
SAB
12
6
8
(with A low)
6
6
6
OEBA
6
6
7
8
OEAB
OEAB
6
6
1
1
2
2
†
‡
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
switching characteristics (see Figure 2)
V
C
R
= 4.5 V to 5.5 V,
= 50 pF,
= 680 Ω (A outputs),
CC
L
L
FROM
(INPUT)
TO
(OUTPUT)
R1 = R2 = 500 Ω (B outputs),
T
A
PARAMETER
UNIT
†
= MIN to MAX
SN74ALS654
MIN
35
16
6
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
64
22
30
17
18
15
56
21
62
25
62
25
35
22
25
22
30
24
22
22
14
16
CLKBA
A
B
B
A
A
A
B
B
A
B
B
10
5
CLKAB
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
A
B
2
12
2
‡
19
5
SBA
(with B low)
‡
19
5
SBA
(with B high)
‡
15
6
SAB
(with A low)
‡
SAB
8
(with A high)
6
6
OEBA
6
6
OEAB
OEAB
6
1
2
†
‡
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
16
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V : Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, T : SN54AS651, SN54AS652 . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74AS651, SN74AS652 . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54AS651
SN54AS652
SN74AS651
SN74AS652
UNIT
MIN NOM
MAX
MIN NOM
MAX
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
Clock frequency
IH
0.8
–12
32
0.8
–15
48
V
IL
I
I
f
mA
mA
MHz
OH
OL
clock
*
0
6
75
0
5
6
6
0
0
90
CLKBA or CLKAB high
CLKBA or CLKAB low
A or B
t *
w
Pulse duration
ns
7
t
*
Setup time before CLKAB↑ or CLKBA↑
Hold time after CLKAB↑ or CLKBA
Operating free-air temperature
7
ns
ns
°C
su
t *
A or B
0
h
T
A
–55
125
70
* On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54AS651
SN54AS652
SN74AS651
SN74AS652
PARAMETER
TEST CONDITIONS
UNIT
†
†
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
= –2 mA
= –3 mA
= –12 mA
= –15 mA
= 32 mA
= 48 mA
V
–2
V
–2
CC
OH
OH
OH
OH
OL
OL
CC
2.4
CC
2.4
3.2
3.2
V
OH
V
CC
= 4.5 V
2
2
0.25
0.5
V
OL
V
CC
= 4.5 V
V
0.35
0.5
0.1
Control inputs
A or B ports
V
V
= 5.5 V,
= 5.5 V,
V = 7 V
I
0.1
0.1
CC
I
I
mA
µA
V = 5.5 V
I
0.1
CC
Control inputs
20
20
I
V
CC
= 5.5 V,
V = 2.7 V
I
IH
IL
‡
70
70
A or B ports
Control input
–0.5
–0.75
–112
185
195
195
195
211
–0.5
–0.75
–112
185
195
195
195
211
211
I
I
V
V
= 5.5 V,
= 5.5 V,
V = 0.4 V
I
mA
mA
CC
‡
A or B ports
§
V
O
= 2.25 V
–30
–30
CC
O
Outputs high
Outputs low
110
120
130
120
130
130
110
120
130
120
130
130
′AS651
′AS652
V
V
= 5.5 V
= 5.5 V
CC
Outputs disabled
Outputs high
Outputs low
I
mA
CC
CC
Outputs disabled
211
†
‡
§
All typical values are at V
For I/O ports, the parameters I and I include the off-state output current.
The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I
= 5 V, T = 25 °C.
A
IH IL
CC
.
OS
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
switching characteristics (see Figure 2)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
†
= MIN to MAX
SN54AS651
SN74AS651
MIN
75
2
MAX
MIN
90
2
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
*
MHz
ns
max
11
10
12
8
8.5
9
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
CLKBA or CLKAB
A or B
A or B
2
2
2
2
8
B or A
ns
ns
ns
ns
ns
ns
1
1
7
2
15
11
11
18
10
10
12
20
11
12
2
11
9
‡
A or B
SBA or SAB
2
2
2
2
10
16
9
A
A
B
B
OEBA
OEBA
OEAB
OEAB
3
3
2
2
2
2
9
3
3
11
16
10
11
3
3
2
2
2
2
* On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.
†
‡
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
19
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
switching characteristics (see Figure 2)
V
= 4.5 V TO 5.5 V,
CC
C
= 50 PF,
L
R1 = 500 Ω,
R2 = 500 Ω,
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
†
T
= MIN TO MAX
A
SN54AS652
SN74AS652
MIN
75
2
MAX
TYP
90
2
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
*
MHz
ns
max
11
10
12
8
8.5
9
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
CLKBA or CLKAB
A or B
A or B
2
2
2
2
9
B or A
ns
ns
ns
ns
ns
ns
1
1
7
2
15
11
11
18
10
10
12
20
11
12
2
11
9
‡
A or B
SBA or SAB
2
2
2
2
10
16
9
A
A
B
B
OEBA
OEBA
OEAB
OEAB
3
3
2
2
2
2
9
3
3
11
16
10
11
3
3
2
2
2
2
* On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.
†
‡
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
20
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
PARAMETER MEASUREMENT INFORMATION
7 V
V
CC
SWITCH POSITION TABLE
Open
S1
TEST
S1
R
L
t
t
t
Open
Open
Open
Closed
Open
Closed
PLH
PHL
PZH
R1 = 500 Ω
From Output
Under Test
Test Point
From Output
Under Test
Test Point
R2 = 500 Ω
t
PZL
PHZ
C = 50 pF
L
(see Note A)
C
= 50 pF
L
t
(see Note A)
t
PLZ
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
3.5 V
3.5 V
1.3 V
1.3 V
High-Level
Timing
Input
1.3 V
Pulse
0.3 V
t
0.3 V
3.5 V
w
t
h
t
su
3.5 V
0.3 V
Data
Input
Low-Level
Pulse
1.3 V
1.3 V
1.3 V
1.3 V
0.3 V
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
3.5 V
Output
Control
1.3 V
1.3 V
0.3 V
3.5 V
3.5 V
t
Input
1.3 V
1.3 V
PZL
t
PLZ
0.3 V
PHL
t
t
PLH
Waveform 1
S1 Closed
(see Note B)
1.3 V
V
OH
In-Phase
Output
1.3 V
1.3 V
1.3 V
V
OL
V
OL
0.3 V
t
PHZ
t
PLH
t
PZH
t
PHL
V
OH
V
Waveform 2
S1 Open
(see Note B)
OH
OL
Out-of-Phase
Output
1.3 V
1.3 V
0.3 V
0 V
V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A.
C
L
includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z = 50 Ω, t ≤ 2 ns, t ≤ 2 ns.
o
r
f
D. The outputs are measured one at a time with one transition per measurement.
Figure 2. Load Circuits and Voltage Waveforms
21
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明