SN54LVTH373_07 [TI]

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS; 3.3 -V ABT八路透明D类锁存器具有三态输出
SN54LVTH373_07
型号: SN54LVTH373_07
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
3.3 -V ABT八路透明D类锁存器具有三态输出

锁存器 输出元件
文件: 总16页 (文件大小:472K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢈ ꢋꢈ ꢌꢅ ꢍꢎꢆ ꢏ ꢐꢆꢍꢄ ꢆ ꢑꢍꢁꢀ ꢒꢍꢑꢓ ꢁꢆ ꢔꢌꢆ ꢕꢒ ꢓ ꢄꢍꢆꢐ ꢇ ꢓ  
SCBS689H − MAY 1997 − REVISED OCTOBER 2003  
SN54LVTH373 . . . J OR W PACKAGE  
SN74LVTH373 . . . DB, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
D
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
3.3-V V  
)
CC  
D
D
D
D
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OLP  
CC  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
1
2
3
4
5
6
7
8
9
10  
V
CC  
= 3.3 V, T = 25°C  
A
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
LE  
Support Unregulated Battery Operation  
Down to 2.7 V  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
GND  
D
D
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
SN54LVTH373 . . . FK PACKAGE  
(TOP VIEW)  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
description/ordering information  
3
2
1 20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
6D  
4
5
6
7
8
17  
16  
15  
14  
These octal latches are designed specifically for  
low-voltage (3.3-V) V  
operation, but with the  
CC  
capability to provide a TTL interface to a  
5-V system environment.  
9 10 11 12 13  
While the latch-enable (LE) input is high, the Q  
outputs follow the data (D) inputs. When LE is  
taken low, the Q outputs are latched at the logic  
levels set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus  
lines without need for interface or pullup components.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVTH373DW  
SN74LVTH373DWR  
SN74LVTH373NSR  
SN74LVTH373DBR  
SN74LVTH373PW  
SN74LVTH373PWR  
SNJ54LVTH373J  
SOIC − DW  
LVTH373  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
LVTH373  
LXH373  
−40°C to 85°C  
−55°C to 125°C  
SSOP − DB  
TSSOP − PW  
LXH373  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC - FK  
SNJ54LVTH373J  
SNJ54LVTH373W  
SNJ54LVTH373FK  
Tube  
SNJ54LVTH373W  
SNJ54LVTH373FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢏ ꢙ ꢚ ꢛ ꢜꢝ ꢞꢟ ꢠꢡ ꢟꢜ ꢢꢚ ꢣꢤ ꢥꢙ ꢠ ꢠꢜ ꢦꢗ ꢄꢌ ꢒꢑ ꢧ ꢌꢈꢨꢂ ꢈꢂꢊ ꢥꢣꢣ ꢚꢥ ꢛ ꢥ ꢢꢩ ꢠꢩꢛ ꢡ ꢥ ꢛ ꢩ ꢠꢩ ꢡꢠꢩ ꢝ  
ꢠ ꢩ ꢡ ꢠꢤ ꢙꢬ ꢜꢮ ꢥ ꢣꢣ ꢚꢥ ꢛ ꢥ ꢢ ꢩ ꢠ ꢩ ꢛ ꢡ ꢋ  
ꢞ ꢙꢣ ꢩꢡꢡ ꢜ ꢠꢪꢩ ꢛ ꢫꢤ ꢡꢩ ꢙ ꢜꢠꢩ ꢝꢋ ꢏ ꢙ ꢥꢣ ꢣ ꢜ ꢠꢪꢩ ꢛ ꢚꢛ ꢜ ꢝꢞꢟ ꢠꢡ ꢊ ꢚꢛ ꢜ ꢝꢞꢟ ꢠꢤꢜ ꢙ  
ꢜꢩ  
ꢢꢩ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈ ꢉ ꢈꢊ ꢀ ꢁꢉ ꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢈ  
ꢈꢋ ꢈꢌꢅ ꢍ ꢎꢆ ꢏꢐ ꢆꢍꢄ ꢆꢑ ꢍꢁ ꢀꢒꢍꢑ ꢓꢁ ꢆ ꢔꢌꢆ ꢕ ꢒꢓ ꢄ ꢍꢆ ꢐꢇꢓꢀ  
ꢖꢗ ꢆ ꢇ ꢈ ꢌꢀꢆꢍꢆ ꢓ ꢏꢘꢆ ꢒ ꢘꢆꢀ  
SCBS689H − MAY 1997 − REVISED OCTOBER 2003  
description/ordering information (continued)  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
When V  
is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
These devices are fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
FUNCTION TABLE  
(each latch)  
INPUTS  
OUTPUT  
Q
OE  
L
LE  
H
H
L
D
H
L
H
L
L
L
X
X
Q
0
H
X
Z
logic diagram (positive logic)  
1
OE  
11  
LE  
C1  
1D  
2
1Q  
3
1D  
To Seven Other Channels  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢈ ꢋꢈ ꢌꢅ ꢍꢎꢆ ꢏ ꢐꢆꢍꢄ ꢆ ꢑꢍꢁꢀ ꢒꢍꢑꢓ ꢁꢆ ꢔꢌꢆ ꢕꢒ ꢓ ꢄꢍꢆꢐ ꢇ ꢓ  
SCBS689H − MAY 1997 − REVISED OCTOBER 2003  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
I
Voltage range applied to any output in the high-impedance  
or power-off state, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
O
Voltage range applied to any output in the high state, V (see Note 1) . . . . . . . . . . . . . −0.5 V to V  
+ 0.5 V  
O
CC  
Current into any output in the low state, I : SN54LVTH373 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA  
O
SN74LVTH373 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA  
Current into any output in the high state, I (see Note 2): SN54LVTH373 . . . . . . . . . . . . . . . . . . . . . . . 48 mA  
O
SN74LVTH373 . . . . . . . . . . . . . . . . . . . . . . . 64 mA  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
IK  
OK  
I
Output clamp current, I  
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
O
Package thermal impedance, θ (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W  
JA  
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This current flows only when the output is in the high state and V > V  
.
CC  
O
3. The package thermal impedance is calculated in accordance with JESD 51-7.  
recommended operating conditions (see Note 4)  
SN54LVTH373 SN74LVTH373  
UNIT  
MIN  
2.7  
2
MAX  
MIN  
2.7  
2
MAX  
V
V
V
V
Supply voltage  
3.6  
3.6  
V
V
CC  
High-level input voltage  
Low-level input voltage  
Input voltage  
IH  
0.8  
5.5  
−24  
48  
0.8  
5.5  
−32  
64  
V
IL  
V
I
I
I
High-level output current  
Low-level output current  
Input transition rise or fall rate  
Power-up ramp rate  
mA  
mA  
ns/V  
µs/V  
°C  
OH  
OL  
t/v  
t/V  
Outputs enabled  
10  
10  
200  
−55  
200  
−40  
CC  
T
A
Operating free-air temperature  
125  
85  
NOTE 4: All unused control inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈ ꢉ ꢈꢊ ꢀ ꢁꢉ ꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢈ  
ꢈꢋ ꢈꢌꢅ ꢍ ꢎꢆ ꢏꢐ ꢆꢍꢄ ꢆꢑ ꢍꢁ ꢀꢒꢍꢑ ꢓꢁ ꢆ ꢔꢌꢆ ꢕ ꢒꢓ ꢄ ꢍꢆ ꢐꢇꢓꢀ  
ꢖꢗ ꢆ ꢇ ꢈ ꢌꢀꢆꢍꢆ ꢓ ꢏꢘꢆ ꢒ ꢘꢆꢀ  
SCBS689H − MAY 1997 − REVISED OCTOBER 2003  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
SN54LVTH373  
SN74LVTH373  
PARAMETER  
TEST CONDITIONS  
I = −18 mA  
UNIT  
TYP  
TYP  
MIN  
MAX  
MIN  
MAX  
V
V
V
V
V
= 2.7 V,  
−1.2  
−1.2  
V
IK  
CC  
CC  
CC  
I
= 2.7 V to 3.6 V,  
= 2.7 V,  
I
I
I
I
I
I
I
I
I
I
= −100 µA  
= −8 mA  
= −24 mA  
= −32 mA  
= 100 µA  
= 24 mA  
= 16 mA  
= 32 mA  
= 48 mA  
= 64 mA  
V
CC  
−0.2  
V
CC  
−0.2  
OH  
OH  
OH  
OH  
OL  
OL  
OL  
OL  
OL  
OL  
2.4  
2
2.4  
2
V
V
OH  
V
= 3 V  
CC  
CC  
0.2  
0.5  
0.2  
0.5  
0.4  
0.5  
V
= 2.7 V  
0.4  
V
OL  
0.5  
V
CC  
= 3 V  
0.55  
0.55  
10  
V
V
= 0 or 3.6 V,  
= 3.6 V,  
V = 5.5 V  
10  
1
CC  
I
Control  
inputs  
V = V  
or GND  
1
CC  
I
CC  
I
I
µA  
V = V  
1
1
−5  
Data  
inputs  
I
CC  
V
V
= 3.6 V  
= 0,  
CC  
V = 0  
I
−5  
I
I
V or V = 0 to 4.5 V  
I
100  
µA  
µA  
off  
CC  
O
V = 0.8 V  
I
75  
75  
V
CC  
V
CC  
= 3 V  
V = 2 V  
I
−75  
−75  
Data  
inputs  
I(hold)  
500  
−750  
= 3.6 V ,  
V = 0 to 3.6 V  
I
I
I
V
V
V
= 3.6 V,  
= 3.6 V,  
V
V
= 3 V  
5
5
µA  
µA  
OZH  
CC  
CC  
CC  
O
= 0.5 V  
−5  
−5  
OZL  
O
= 0 to 1.5 V, V = 0.5 V to 3 V,  
O
100  
100  
100  
100  
µA  
µA  
I
OZPU  
OZPD  
OE = don’t care  
V
= 1.5 V to 0, V = 0.5 V to 3 V,  
CC  
OE = don’t care  
O
I
Outputs high  
Outputs low  
0.19  
5
0.19  
5
V
I
= 3.6 V,  
CC  
= 0,  
I
mA  
mA  
O
CC  
V = V  
I
or GND  
CC  
Outputs disabled  
0.19  
0.19  
V
= 3 V to 3.6 V, One input at V − 0.6 V,  
CC  
CC  
Other inputs at V  
§
0.2  
0.2  
I  
CC  
or GND  
CC  
C
C
V = 3 V or 0  
3
7
3
7
pF  
pF  
i
I
V
O
= 3 V or 0  
o
§
On products compliant to MIL-PRF-38535, this parameter is not production tested.  
All typical values are at V = 3.3 V, T = 25°C.  
This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.  
CC  
A
This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V  
or GND.  
CC  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢈ ꢋꢈ ꢌꢅ ꢍꢎꢆ ꢏ ꢐꢆꢍꢄ ꢆ ꢑꢍꢁꢀ ꢒꢍꢑꢓ ꢁꢆ ꢔꢌꢆ ꢕꢒ ꢓ ꢄꢍꢆꢐ ꢇ ꢓ  
ꢖ ꢗꢆ ꢇ ꢈ ꢌꢀꢆꢍꢆ ꢓ ꢏ ꢘꢆ ꢒ ꢘꢆ  
SCBS689H − MAY 1997 − REVISED OCTOBER 2003  
timing requirements over recommended operating free-air temperature range (unless otherwise  
noted) (see Figure 1)  
SN54LVTH373  
SN74LVTH373  
V
= 3.3 V  
0.3 V  
V
CC  
= 3.3 V  
0.3 V  
CC  
V
= 2.7 V  
MAX  
V
= 2.7 V  
MAX  
UNIT  
CC  
CC  
MIN MAX  
MIN  
3
MIN MAX  
MIN  
3
t
w
t
su  
t
h
Pulse duration, LE high  
Setup time, data before LE↓  
Hold time, data after LE↓  
3
1.1  
1.7  
3
1.1  
1.4  
ns  
ns  
ns  
0.4  
2
0.4  
1.4  
switching characteristics over recommended free-air temperature, C = 50 pF (unless otherwise  
L
noted) (see Figure 1)  
SN54LVTH373  
= 3.3 V  
SN74LVTH373  
V
CC  
V
CC  
= 3.3 V  
V
FROM  
(INPUT)  
TO  
(OUTPUT)  
V
= 2.7 V  
= 2.7 V  
PARAMETER  
UNIT  
CC  
CC  
0.3 V  
0.3 V  
MIN  
MAX  
4.1  
4.1  
4.4  
4.4  
5
MIN  
MAX  
4.7  
4.7  
5.1  
5.1  
6.1  
5.7  
5.7  
4.9  
MIN TYP  
MAX  
3.9  
3.9  
4.2  
4.2  
4.8  
4.8  
4.6  
4.5  
MIN  
MAX  
4.5  
4.5  
4.9  
4.9  
5.9  
5.5  
4.9  
4.6  
t
t
t
t
t
t
t
t
1.4  
1.4  
1.6  
1.6  
1.2  
1.2  
1.6  
0.8  
1.5  
1.5  
1.7  
1.7  
1.3  
1.3  
1.9  
1.9  
2.6  
2.6  
2.7  
2.7  
3
PLH  
PHL  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
D
Q
Q
Q
Q
ns  
ns  
ns  
ns  
LE  
OE  
OE  
5
3
5.5  
4.8  
3
3
All typical values are at V  
CC  
= 3.3 V, T = 25°C.  
A
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈ ꢉ ꢈꢊ ꢀ ꢁꢉ ꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢈ  
ꢈꢋ ꢈꢌꢅ ꢍ ꢎꢆ ꢏꢐ ꢆꢍꢄ ꢆꢑ ꢍꢁ ꢀꢒꢍꢑ ꢓꢁ ꢆ ꢔꢌꢆ ꢕ ꢒꢓ ꢄ ꢍꢆ ꢐꢇꢓꢀ  
ꢖꢗ ꢆ ꢇ ꢈ ꢌꢀꢆꢍꢆ ꢓ ꢏꢘꢆ ꢒ ꢘꢆꢀ  
SCBS689H − MAY 1997 − REVISED OCTOBER 2003  
PARAMETER MEASUREMENT INFORMATION  
6 V  
S1  
Open  
TEST  
S1  
500 Ω  
From Output  
Under Test  
t
/t  
Open  
6 V  
PLH PHL  
GND  
t
/t  
PLZ PZL  
C
= 50 pF  
L
t
/t  
GND  
500 Ω  
PHZ PZH  
(see Note A)  
2.7 V  
0 V  
LOAD CIRCUIT  
Timing Input  
Data Input  
1.5 V  
t
w
t
t
h
su  
2.7 V  
2.7 V  
0 V  
Input  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
2.7 V  
2.7 V  
0 V  
Output  
Control  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
Input  
0 V  
V
t
t
t
PHL  
t
t
PLZ  
PLH  
PZL  
Output  
Waveform 1  
S1 at 6 V  
3 V  
OH  
1.5 V  
1.5 V  
1.5 V  
t
Output  
1.5 V  
V
+ 0.3 V  
OL  
V
OL  
V
OL  
(see Note B)  
t
t
PZH  
PHZ  
PHL  
PLH  
Output  
Waveform 2  
S1 at GND  
V
V
OH  
V
OH  
V
− 0.3 V  
1.5 V  
OH  
1.5 V  
Output  
0 V  
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A.  
C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2.5 ns, t 2.5 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
E. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
17-Aug-2007  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
LCCC  
CDIP  
CFP  
Drawing  
5962-9950901Q2A  
5962-9950901QRA  
5962-9950901QSA  
SN74LVTH373DBLE  
SN74LVTH373DBR  
ACTIVE  
ACTIVE  
FK  
J
20  
20  
20  
20  
20  
1
1
1
TBD  
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
Call TI  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
Call TI  
ACTIVE  
W
OBSOLETE  
ACTIVE  
SSOP  
SSOP  
DB  
DB  
Call TI  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVTH373DBRE4  
SN74LVTH373DBRG4  
SN74LVTH373DW  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SSOP  
SSOP  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SO  
DB  
DB  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
DW  
DW  
DW  
DW  
DW  
DW  
NS  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVTH373DWE4  
SN74LVTH373DWG4  
SN74LVTH373DWR  
SN74LVTH373DWRE4  
SN74LVTH373DWRG4  
SN74LVTH373NSR  
SN74LVTH373NSRE4  
SN74LVTH373NSRG4  
SN74LVTH373PW  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SO  
NS  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SO  
NS  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
TSSOP  
TSSOP  
TSSOP  
PW  
PW  
PW  
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVTH373PWE4  
SN74LVTH373PWG4  
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVTH373PWLE  
SN74LVTH373PWR  
OBSOLETE TSSOP  
PW  
PW  
20  
20  
TBD  
Call TI  
Call TI  
ACTIVE  
ACTIVE  
ACTIVE  
TSSOP  
TSSOP  
TSSOP  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVTH373PWRE4  
SN74LVTH373PWRG4  
PW  
PW  
20  
20  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SNJ54LVTH373FK  
SNJ54LVTH373J  
SNJ54LVTH373W  
ACTIVE  
ACTIVE  
ACTIVE  
LCCC  
CDIP  
CFP  
FK  
J
20  
20  
20  
1
1
1
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
Call TI  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
W
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
17-Aug-2007  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
MECHANICAL DATA  
MLCC006B – OCTOBER 1996  
FK (S-CQCC-N**)  
LEADLESS CERAMIC CHIP CARRIER  
28 TERMINAL SHOWN  
A
B
NO. OF  
TERMINALS  
**  
18 17 16 15 14 13 12  
MIN  
MAX  
MIN  
MAX  
0.342  
(8,69)  
0.358  
(9,09)  
0.307  
(7,80)  
0.358  
(9,09)  
19  
20  
11  
10  
9
20  
28  
44  
52  
68  
84  
0.442  
(11,23)  
0.458  
(11,63)  
0.406  
(10,31)  
0.458  
(11,63)  
21  
B SQ  
22  
0.640  
(16,26)  
0.660  
(16,76)  
0.495  
(12,58)  
0.560  
(14,22)  
8
A SQ  
23  
0.739  
(18,78)  
0.761  
(19,32)  
0.495  
(12,58)  
0.560  
(14,22)  
7
24  
25  
6
0.938  
(23,83)  
0.962  
(24,43)  
0.850  
(21,6)  
0.858  
(21,8)  
5
1.141  
(28,99)  
1.165  
(29,59)  
1.047  
(26,6)  
1.063  
(27,0)  
26 27 28  
1
2
3
4
0.080 (2,03)  
0.064 (1,63)  
0.020 (0,51)  
0.010 (0,25)  
0.020 (0,51)  
0.010 (0,25)  
0.055 (1,40)  
0.045 (1,14)  
0.045 (1,14)  
0.035 (0,89)  
0.045 (1,14)  
0.035 (0,89)  
0.028 (0,71)  
0.022 (0,54)  
0.050 (1,27)  
4040140/D 10/96  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package can be hermetically sealed with a metal lid.  
D. The terminals are gold plated.  
E. Falls within JEDEC MS-004  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,  
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.  
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s  
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this  
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily  
performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should  
provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask  
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services  
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such  
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under  
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is  
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an  
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties  
may be subject to additional restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service  
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business  
practice. TI is not responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would  
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement  
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications  
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related  
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any  
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its  
representatives against any damages arising out of the use of TI products in such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is  
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in  
connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products  
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any  
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Amplifiers  
Data Converters  
DSP  
Applications  
Audio  
amplifier.ti.com  
dataconverter.ti.com  
dsp.ti.com  
www.ti.com/audio  
Automotive  
Broadband  
Digital Control  
Military  
www.ti.com/automotive  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
interface.ti.com  
logic.ti.com  
Logic  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/lpw  
Telephony  
Low Power  
Wireless  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated  

相关型号:

SN54LVTH373_08

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN54LVTH374

3.3 V ABT OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS
TI

SN54LVTH374FK

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
TI

SN54LVTH374J

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
TI

SN54LVTH374W

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
TI

SN54LVTH374WR

LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, FP-20
TI

SN54LVTH374_08

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
TI

SN54LVTH540

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN54LVTH540FK

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN54LVTH540J

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN54LVTH540W

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN54LVTH541

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI