SN74AC564DWR [TI]
OCTAL D-TYPE EDGE-TRIGGERDE FLIP-FLOPS WITH 3-STATE OUTPUTS; 八D型EDGE - TRIGGERDE触发器具有三态输出
| 型号： | SN74AC564DWR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | OCTAL D-TYPE EDGE-TRIGGERDE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| 文件： | 总13页 (文件大小：383K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢂ
ꢆ
ꢃ
ꢇ
ꢀ
ꢁ
ꢈ
ꢉ ꢅꢊꢄꢋ ꢌꢍꢊ ꢎꢏ ꢐ ꢐꢌ ꢑꢐ ꢍꢊꢒ ꢓꢑ ꢑꢐ ꢒꢐꢌ ꢔ ꢋꢓ ꢏ ꢍꢔ ꢋꢉ ꢏ
ꢃ
ꢄ
ꢅ
ꢂ
ꢆ
ꢃ
ꢀ
ꢀ
ꢕ
ꢓ
ꢊ
ꢖ
ꢗ
ꢍ
ꢀ
ꢊ
ꢄ
ꢊ
ꢐ
ꢉ
ꢘ
ꢊ
ꢏ
ꢘ
ꢊ
SCAS551D− NOVEMBER 1995 − REVISED OCTOBER 2003
SN54AC564 . . . J OR W PACKAGE
SN74AC564 . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
2-V to 6-V V
Operation
CC
Inputs Accept Voltages to 6 V
Max t of 9 ns at 5 V
pd
3-State Inverting Outputs Drive Bus Lines
Directly
OE
1D
2D
3D
4D
5D
6D
7D
8D
V
CC
19 1Q
1
2
3
4
5
6
7
8
9
10
20
18
17
16
15
14
13
12
11
2Q
3Q
4Q
5Q
6Q
7Q
8Q
CLK
D
Full Parallel Access for Loading
D
Flow-Through Architecture to Optimize
PCB Layout
description/ordering information
The ’AC564 devices are octal D-type
edge-triggered flip-flops that feature inverting
3-state outputs designed specifically for driving
highly capacitive or relatively low-impedance
loads. They are particularly suitable for
implementing buffer registers, I/O ports,
bidirectional bus drivers, and working registers.
GND
SN54AC564 . . . FK PACKAGE
(TOP VIEW)
On the positive transition of the clock (CLK) input,
the Q outputs are set to the inverse logic levels set
up at the data (D) inputs.
3
2
1
20 19
18
3D
4D
5D
6D
7D
2Q
17 3Q
4
5
6
7
8
16
15
14
4Q
5Q
6Q
A buffered output-enable (OE) input places the
eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In
the high-impedance state, the outputs neither
load nor drive the bus lines significantly. The
high-impedance state and increased drive
provide the capability to drive bus lines without
interface or pullup components.
9 10 11 12 13
OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
Tube
SN74AC564N
SN74AC564N
Tube
SN74AC564DW
SN74AC564DWR
SN74AC564NSR
SN74AC564DBR
SN74AC564PW
SN74AC564PWR
SNJ54AC564J
SOIC − DW
AC564
Tape and reel
Tape and reel
Tape and reel
Tube
SOP − NS
AC564
AC564
−40°C to 85°C
−55°C to 125°C
SSOP − DB
TSSOP − PW
AC564
Tape and reel
Tube
CDIP − J
CFP − W
LCCC − FK
SNJ54AC564J
SNJ54AC564W
SNJ54AC564FK
Tube
SNJ54AC564W
SNJ54AC564FK
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
ꢘ ꢁ ꢋꢐꢀꢀ ꢉ ꢊꢖ ꢐꢒꢕ ꢓꢀ ꢐ ꢁ ꢉꢊꢐꢌ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢏꢒ ꢉ ꢌ ꢘ ꢅꢊ ꢓꢉ ꢁ
ꢙ
ꢌ
ꢄ
ꢊ
ꢄ
ꢛ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢠ
ꢦ
ꢦ
ꢢ
ꢣ
ꢙ
ꢤ
ꢜ
ꢞ
ꢥ
ꢧ
ꢠ
ꢨ
ꢩ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢝ
ꢤ
ꢢ
ꢪ
ꢏ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢜ
ꢟ
ꢞ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢙ
ꢞ
ꢜ
ꢧ
ꢢ
ꢟ
ꢛ
ꢥ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢧ
ꢢ
ꢦ
ꢙ
ꢚ
ꢢ
ꢙ
ꢢ
ꢦ
ꢡ
ꢜ
ꢞ
ꢥ
ꢊ
ꢢ
ꢫ
ꢤ
ꢜ
ꢓ
ꢣ
ꢜ
ꢙ
ꢦ
ꢠ
ꢡ
ꢢ
ꢣ
ꢙ
ꢜ
ꢜ
ꢙ
ꢤ
ꢣ
ꢝ
ꢤ
ꢦ
ꢝ
ꢬ
ꢤ
ꢦ
ꢦ
ꢤ
ꢣ
ꢙ
ꢭ
ꢪ
ꢏ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢛ
ꢞ
ꢣ
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢪ
ꢧ
ꢦ
ꢞ
ꢟ
ꢢ
ꢜ
ꢜ
ꢛ
ꢣ
ꢮ
ꢝ
ꢞ
ꢢ
ꢜ
ꢣ
ꢞ
ꢙ
ꢣ
ꢢ
ꢟ
ꢢ
ꢜ
ꢜ
ꢤ
ꢦ
ꢛ
ꢩ
ꢭ
ꢛ
ꢣ
ꢟ
ꢩ
ꢠ
ꢝ
ꢢ
ꢙ
ꢢ
ꢜ
ꢙ
ꢛ
ꢣ
ꢮ
ꢞ
ꢥ
ꢤ
ꢩ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢂꢆ ꢃꢇ ꢀꢁ ꢈ ꢃ ꢄꢅꢂ ꢆ ꢃ
ꢉꢅ ꢊꢄ ꢋ ꢌ ꢍꢊ ꢎꢏꢐ ꢐ ꢌꢑ ꢐꢍꢊ ꢒꢓ ꢑꢑ ꢐꢒ ꢐꢌ ꢔꢋ ꢓꢏ ꢍꢔ ꢋꢉ ꢏꢀ
ꢕꢓ ꢊ ꢖ ꢗ ꢍꢀꢊꢄꢊ ꢐ ꢉꢘꢊ ꢏꢘ ꢊꢀ
SCAS551D− NOVEMBER 1995 − REVISED OCTOBER 2003
description/ordering information (continued)
To ensure the high-impedance state during power up or power down, OE should be tied to V
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
through a pullup
CC
FUNCTION TABLE
(each flip-flop)
INPUTS
OUTPUT
Q
OE
L
CLK
D
H
L
↑
↑
L
L
H
L
H or L
X
X
X
Q
0
H
Z
logic diagram (positive logic)
1
OE
11
CLK
1D
C1
1D
19
1Q
2
To Seven Other Channels
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
CC
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V
+ 0.5 V
+ 0.5 V
I
CC
CC
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V
O
Input clamp current, I (V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
IK
I
I
CC
Output clamp current, I
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
OK
O O CC
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous current through V
O
O
CC
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 mA
Package thermal impedance, θ (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
JA
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ
ꢁ
ꢂ
ꢃ
ꢑ
ꢄ
ꢐ
ꢅ
ꢂ
ꢐ
ꢆ
ꢌ
ꢃ
ꢇ
ꢀ
ꢁ
ꢈ
ꢍ
ꢃ
ꢔ
ꢄ
ꢋ
ꢅ
ꢉ
ꢂ
ꢏ
ꢆ
ꢃ
ꢀ
ꢀ
ꢉ
ꢅ
ꢊ
ꢄ
ꢋ
ꢌ
ꢍ
ꢊ
ꢎ
ꢏ
ꢐ
ꢐ
ꢌ
ꢑꢐ
ꢍ
ꢊ
ꢒ
ꢓ
ꢑ
ꢒ
ꢕ ꢓꢊ ꢖ ꢗ ꢍꢀꢊꢄꢊ ꢐ ꢉ ꢘꢊ ꢏꢘ ꢊ
ꢔ
ꢋ
ꢓ
ꢏ
SCAS551D− NOVEMBER 1995 − REVISED OCTOBER 2003
recommended operating conditions (see Note 3)
SN54AC564
SN74AC564
UNIT
MIN
2
MAX
MIN
2
MAX
V
V
Supply voltage
6
6
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 3 V
2.1
2.1
= 4.5 V
= 5.5 V
= 3 V
3.15
3.85
3.15
3.85
High-level input voltage
V
V
IH
0.9
1.35
1.65
0.9
1.35
1.65
= 4.5 V
= 5.5 V
V
IL
Low-level input voltage
V
V
Input voltage
0
0
V
V
0
0
V
V
V
V
I
CC
CC
Output voltage
O
CC
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 3 V
−12
−24
−24
12
−12
−24
−24
12
= 4.5 V
= 5.5 V
= 3 V
I
High-level output current
Low-level output current
mA
mA
OH
= 4.5 V
= 5.5 V
24
24
I
OL
24
24
∆t/∆v
Input transition rise or fall rate
Operating free-air temperature
8
8
ns/V
T
A
−55
125
−40
85
°C
NOTE 3: All unused inputs of the device must be held at V
or GND to ensure proper device operation. Refer to the TI application report,
CC
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
T
A
= 25°C
SN54AC564
SN74AC564
PARAMETER
TEST CONDITIONS
V
UNIT
CC
MIN
2.9
TYP
MAX
MIN
2.9
4.4
5.4
2.4
3.7
4.7
MAX
MIN
2.9
MAX
3 V
4.5 V
5.5 V
3 V
4.4
4.4
I
= −50 µA
OH
5.4
5.4
V
OH
V
I
I
= −12 mA
= −24 mA
2.56
3.86
4.86
2.46
3.76
4.76
OH
4.5 V
5.5 V
3 V
OH
0.1
0.1
0.1
0.1
0.1
0.5
0.5
0.5
1
0.1
0.1
0.1
0.44
0.44
0.44
1
4.5 V
5.5 V
3 V
I
= 50 µA
OL
0.1
V
OL
V
I
I
= 12 mA
= 24 mA
0.36
0.36
0.36
0.1
OL
4.5 V
5.5 V
5.5 V
5.5 V
5.5 V
5 V
OL
I
I
I
V = V
or GND
µA
µA
µA
pF
I
I
CC
V
= V
or GND
0.5
5
5
OZ
CC
O CC
V = V
or GND,
or GND
I = 0
O
4
80
40
I
CC
C
V = V
4.5
i
I
CC
ꢏ
ꢒ
ꢉ
ꢌ
ꢘ
ꢅ
ꢊ
ꢏ
ꢒ
ꢐ
ꢯ
ꢓ
ꢐ
ꢕ
ꢛ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢞ
ꢣ
ꢟ
ꢢ
ꢦ
ꢣ
ꢜ
ꢧ
ꢦ
ꢞ
ꢝ
ꢠ
ꢝꢢ ꢜ ꢛ ꢮꢣ ꢧꢚ ꢤ ꢜ ꢢ ꢞꢥ ꢝꢢ ꢰ ꢢ ꢩꢞ ꢧꢡꢢ ꢣꢙꢪ ꢅ ꢚꢤ ꢦꢤ ꢟꢙ ꢢꢦ ꢛꢜ ꢙꢛ ꢟ ꢝꢤ ꢙꢤ ꢤꢣ ꢝ ꢞꢙ ꢚꢢꢦ
ꢟ
ꢙ
ꢜ
ꢛ
ꢣ
ꢙ
ꢚ
ꢢ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢰ
ꢢ
ꢞ
ꢦ
ꢜ
ꢧ
ꢢ
ꢟ
ꢛ
ꢥ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢤ
ꢦ
ꢢ
ꢝ
ꢢ
ꢜ
ꢛ
ꢮ
ꢣ
ꢮ
ꢞ
ꢤ
ꢩ
ꢜ
ꢪ
ꢊ
ꢢ
ꢫ
ꢤ
ꢜ
ꢓ
ꢣ
ꢜ
ꢙ
ꢦ
ꢠ
ꢡ
ꢢ
ꢣ
ꢟ ꢚꢤ ꢣ ꢮꢢ ꢞꢦ ꢝꢛ ꢜ ꢟ ꢞꢣ ꢙꢛ ꢣꢠꢢ ꢙ ꢚꢢ ꢜ ꢢ ꢧꢦ ꢞꢝ ꢠꢟꢙ ꢜ ꢬ ꢛꢙꢚ ꢞꢠꢙ ꢣꢞꢙ ꢛꢟꢢ ꢪ
ꢙ
ꢜ
ꢦ
ꢢ
ꢜ
ꢢ
ꢦ
ꢰ
ꢢ
ꢜ
ꢙ
ꢚ
ꢢ
ꢦ
ꢛ
ꢮ
ꢚ
ꢙ
ꢙ
ꢞ
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢂꢆ ꢃꢇ ꢀꢁ ꢈ ꢃ ꢄꢅꢂ ꢆ ꢃ
ꢉꢅ ꢊꢄ ꢋ ꢌ ꢍꢊ ꢎꢏꢐ ꢐ ꢌꢑ ꢐꢍꢊ ꢒꢓ ꢑꢑ ꢐꢒ ꢐꢌ ꢔꢋ ꢓꢏ ꢍꢔ ꢋꢉ ꢏꢀ
ꢕꢓ ꢊ ꢖ ꢗ ꢍꢀꢊꢄꢊ ꢐ ꢉꢘꢊ ꢏꢘ ꢊꢀ
SCAS551D− NOVEMBER 1995 − REVISED OCTOBER 2003
timing requirements over recommended operating free-air temperature range, V
(unless otherwise noted) (see Figure 1)
= 3.3 V 0.3 V
CC
T
= 25°C
SN54AC564
SN74AC564
A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
f
t
t
t
Clock frequency
75
55
60
MHz
ns
clock
Pulse duration, CLK high or low
Setup time, data before CLK↑
Hold time, data after CLK↑
6
2.5
2
7.5
4.5
2.5
7
3
2
w
ns
su
h
ns
timing requirements over recommended operating free-air temperature range, V
(unless otherwise noted) (see Figure 1)
= 5 V 0.5 V
CC
T
= 25°C
SN54AC564
SN74AC564
A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
f
t
t
t
Clock frequency
95
85
85
MHz
ns
clock
Pulse duration, CLK high or low
Setup time, data before CLK↑
Hold time, data after CLK↑
4
2
2
5
3.5
2.5
5
2.5
2
w
ns
su
h
ns
switching characteristics over recommended operating free-air temperature range,
= 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)
V
CC
T = 25°C
A
SN54AC564
SN74AC564
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
MIN
75
3.5
3.5
2.5
3
TYP
MAX
MIN
55
1
MAX
MIN
60
MAX
f
t
t
t
t
t
t
MHz
max
PLH
PHL
PZH
PZL
PHZ
PLZ
8.1
8.2
7.2
7.7
8.6
7.3
14
12.5
11.5
11
16.5
15
3.5
3.5
2.5
3.5
4.5
2.5
15.5
14
CLK
OE
ns
ns
ns
Q
Q
Q
1
1
13
12.5
12
1
12.5
14
4
12.5
9.5
1
13.5
10.5
OE
2
1
10.5
switching characteristics over recommended operating free-air temperature range,
= 5 V 0.5 V (unless otherwise noted) (see Figure 1)
V
CC
T = 25°C
A
SN54AC564
SN74AC564
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
MIN
95
2
TYP
MAX
MIN
85
MAX
MIN
85
2
MAX
f
t
t
t
t
t
t
MHz
max
PLH
PHL
PZH
PZL
PHZ
PLZ
4.9
5
10.5
9.5
9
1.5
1.5
1.5
1.5
1.5
1.5
11.5
10.5
9.5
9.5
11.5
9
11.5
10.5
9.5
9.5
11.5
9
CLK
OE
ns
ns
ns
Q
Q
Q
2
2
2
5.1
5.2
5.7
4.8
2
1.5
2
8.5
10.5
8
2
2
OE
1.5
1.5
operating characteristics, V
= 5 V, T = 25°C
A
CC
PARAMETER
Power dissipation capacitance
TEST CONDITIONS
= 50 pF, f = 1 MHz
TYP
UNIT
C
C
50
pF
pd
L
ꢏ
ꢒ
ꢉ
ꢌ
ꢘ
ꢅ
ꢊ
ꢏ
ꢒ
ꢐ
ꢯ
ꢓ
ꢐ
ꢕ
ꢛ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢞ
ꢣ
ꢟ
ꢢ
ꢦ
ꢣ
ꢜ
ꢧ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢝ ꢢ ꢜ ꢛ ꢮ ꢣ ꢧꢚ ꢤ ꢜ ꢢ ꢞꢥ ꢝꢢ ꢰ ꢢ ꢩ ꢞꢧ ꢡꢢ ꢣ ꢙꢪ ꢅ ꢚꢤ ꢦꢤ ꢟꢙ ꢢꢦ ꢛꢜ ꢙꢛ ꢟ ꢝꢤ ꢙꢤ ꢤꢣ ꢝ ꢞꢙ ꢚꢢꢦ
ꢙ
ꢜ
ꢛ
ꢣ
ꢙ
ꢚ
ꢢ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢰ
ꢢ
ꢞ
ꢦ
ꢜ
ꢧ
ꢢ
ꢟ
ꢛ
ꢥ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢤ
ꢦ
ꢢ
ꢝ
ꢢ
ꢜ
ꢛ
ꢮ
ꢣ
ꢮ
ꢞ
ꢤ
ꢩ
ꢜ
ꢪ
ꢊ
ꢢ
ꢫ
ꢤ
ꢜ
ꢓ
ꢣ
ꢜ
ꢙ
ꢦ
ꢠ
ꢡ
ꢢ
ꢣ
ꢟ ꢚ ꢤ ꢣ ꢮꢢ ꢞꢦ ꢝꢛ ꢜ ꢟ ꢞꢣ ꢙꢛ ꢣꢠ ꢢ ꢙ ꢚꢢ ꢜ ꢢ ꢧꢦ ꢞ ꢝꢠꢟ ꢙꢜ ꢬ ꢛꢙꢚ ꢞꢠꢙ ꢣꢞꢙ ꢛꢟꢢ ꢪ
ꢙ
ꢜ
ꢦ
ꢢ
ꢜ
ꢢ
ꢦ
ꢰ
ꢢꢜ
ꢙ
ꢚ
ꢢ
ꢦ
ꢛ
ꢮ
ꢚ
ꢙ
ꢙ
ꢞ
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢂ
ꢆ
ꢃ
ꢇ
ꢀ
ꢁ
ꢈ
ꢉ ꢅꢊꢄꢋ ꢌꢍꢊ ꢎꢏ ꢐ ꢐꢌ ꢑꢐ ꢍꢊꢒ ꢓꢑ ꢑꢐ ꢒꢐꢌ ꢔ ꢋꢓ ꢏ ꢍꢔ ꢋꢉ ꢏ
ꢃ
ꢄ
ꢅ
ꢂ
ꢆ
ꢃ
ꢀ
ꢀ
ꢕ ꢓꢊ ꢖ ꢗ ꢍꢀꢊꢄꢊ ꢐ ꢉ ꢘꢊ ꢏꢘ ꢊ
SCAS551D− NOVEMBER 1995 − REVISED OCTOBER 2003
PARAMETER MEASUREMENT INFORMATION
2 × V
CC
S1
500 Ω
Open
From Output
Under Test
TEST
/t
S1
t
Open
PLH PHL
t
/t
2 × V
CC
Open
PLZ PZL
C
= 50 pF
L
500 Ω
t
/t
(see Note A)
PHZ PZH
LOAD CIRCUIT
V
CC
50% V
CC
Timing Input
Data Input
0 V
t
w
t
h
t
V
CC
su
V
CC
50% V
CC
50% V
Input
CC
50% V
50% V
CC
CC
0 V
0 V
VOLTAGE WAVEFORMS
VOLTAGE WAVEFORMS
Output
Control
(low-level
enabling)
V
V
CC
CC
50% V
CC
50% V
CC
Input
50% V
CC
50% V
CC
0 V
0 V
t
t
PLZ
t
t
PZL
PLH
PHL
Output
Waveform 1
V
≈V
OH
CC
In-Phase
Output
50% V
50% V
CC
50% V
CC
CC
V
V
V
+ 0.3 V
OL
S1 at 2 × V
(see Note B)
CC
V
OL
OL
t
t
t
t
PZH
PHZ
PHL
PLH
Output
Waveform 2
S1 at Open
(see Note B)
V
OH
V
OH
Out-of-Phase
Output
− 0.3 V
50% V
CC
OH
50% V
50% V
CC
CC
≈0 V
V
OL
VOLTAGE WAVEFORMS
NOTES: A. C includes probe and jig capacitance.
VOLTAGE WAVEFORMS
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z = 50 Ω, t ≤ 2.5 ns, t ≤ 2.5 ns.
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
6-Dec-2006
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
SSOP
SSOP
Drawing
SN74AC564DBLE
SN74AC564DBR
OBSOLETE
ACTIVE
DB
20
20
TBD
Call TI
Call TI
DB
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74AC564DBRE4
SN74AC564DW
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SSOP
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
SO
DB
DW
DW
DW
DW
N
20
20
20
20
20
20
20
20
20
20
20
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74AC564DWE4
SN74AC564DWR
SN74AC564DWRE4
SN74AC564N
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
20
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
SN74AC564NE4
SN74AC564NSR
SN74AC564NSRE4
SN74AC564PW
N
20
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
NS
NS
PW
PW
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SO
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
TSSOP
TSSOP
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74AC564PWE4
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74AC564PWLE
SN74AC564PWR
OBSOLETE TSSOP
PW
PW
20
20
TBD
Call TI
Call TI
ACTIVE
TSSOP
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74AC564PWRE4
ACTIVE
TSSOP
PW
20
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
6-Dec-2006
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
MECHANICAL DATA
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
28 PINS SHOWN
0,38
0,22
0,65
28
M
0,15
15
0,25
0,09
5,60
5,00
8,20
7,40
Gage Plane
1
14
0,25
A
0°–ā8°
0,95
0,55
Seating Plane
0,10
2,00 MAX
0,05 MIN
PINS **
14
16
20
24
28
30
38
DIM
6,50
5,90
6,50
5,90
7,50
8,50
7,90
10,50
9,90
10,50 12,90
A MAX
A MIN
6,90
9,90
12,30
4040065 /E 12/01
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
M
0,10
0,65
14
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°–8°
A
0,75
0,50
Seating Plane
0,10
0,15
0,05
1,20 MAX
PINS **
8
14
16
20
24
28
DIM
3,10
2,90
5,10
4,90
5,10
4,90
6,60
6,40
7,90
9,80
9,60
A MAX
A MIN
7,70
4040064/F 01/97
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Low Power Wireless www.ti.com/lpw
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2006, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明