SN74ACT11478DW [TI]

ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SOIC-24;
SN74ACT11478DW
型号: SN74ACT11478DW
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SOIC-24

驱动 光电二极管 输出元件 逻辑集成电路
文件: 总5页 (文件大小:89K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢇꢈ ꢄꢂꢉ ꢄꢂꢊꢋ ꢈꢌꢍ ꢈꢉꢎ ꢉꢄꢂꢏꢐ ꢑꢒ ꢃꢄꢂꢋꢑꢐ ꢌꢄꢓ ꢔꢈꢑ ꢐꢕꢂꢋ ꢌꢍꢂ ꢏꢖꢑꢗ ꢋꢎ ꢔꢌ ꢗ ꢋꢒ  
ꢘ ꢎꢄ ꢙꢑ ꢚ ꢛꢉꢄꢂꢄ ꢈꢑ ꢒ ꢕꢄ ꢔꢕ ꢄ  
SCAS131 − APRIL 1990 − REVISED APRIL 1993  
DW OR NT PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Specifically Designed for Data  
Synchronization Applications  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1Q  
2Q  
3Q  
4Q  
OE  
1D  
2D  
3D  
4D  
Improved Metastable Characteristics  
2
Provide Greater System Reliability  
3
3-State Outputs Drive Bus Lines Directly  
4
5
GND  
GND  
GND  
GND  
5Q  
Flow-Through Architecture to Optimize  
6
PCB Layout  
V
V
CC  
CC  
7
Center-Pin V  
and GND Configurations to  
Minimize High-Speed Switching Noise  
CC  
8
5D  
6D  
9
EPICt (Enhanced-Performance Implanted  
10  
11  
12  
6Q  
7Q  
8Q  
7D  
8D  
CLK  
CMOS) 1-mm Process  
500-mA Typical Latch-Up Immunity  
at 125°C  
Package Options Include Plastic Small  
Outline Packages and Standard Plastic  
300-mil DIPs  
description  
The 74ACT11478 is an 8-bit dual-rank synchronizer circuit designed specifically for data synchronization  
applications where the normal setup and hold time specifications are frequently violated.  
Synchronization of two digital signals operating at different frequencies is a common system problem. This  
problem is typically solved by synchronizing one of the signals to the local clock through a flip-flop. This solution,  
however, causes the setup and hold time specifications associated with the flip-flop to be violated. When the  
setup or hold time specification is violated, the output response is uncertain.  
A flip-flop is metastable if its output hangs up in the region between V and V . The metastable condition lasts  
IL  
IH  
until the flip-flop recovers into one of its two stable states. With conventional flip-flops, this recovery time can  
be longer than the specified maximum propagation delay.  
The problem of metastability is typically solved by adding an additional layer of synchronization. This type of  
dual ranking is employed in the 74ACT11478. The probability of the second stage entering the metastable state  
is exponentially reduced by this dual-rank architecture. The 74ACT11478 provides a one-chip solution for  
system designers in asynchronous applications.  
The 74ACT11478 is characterized for operation from − 40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
OE  
CLOCK  
D
Q
Z
L
H
L
L
L
X
H
X
L
H
X
H
Q
O
Data presented at the D input requires two  
clock cycles to appear at the Q output.  
ꢄꢧ  
Copyright 1993, Texas Instruments Incorporated  
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢀ ꢁꢂ ꢃ ꢄ ꢅꢅ ꢁꢀ ꢆ  
ꢇ ꢈꢄꢂ ꢉꢄꢂ ꢊꢋ ꢈꢌꢍ ꢈꢉ ꢎ ꢉ ꢄꢂꢏ ꢐꢑ ꢒ ꢃꢄꢂꢋꢑ ꢐꢌꢄ ꢓꢔ ꢈꢑꢐ ꢕꢂꢋ ꢌꢍꢂꢏꢖꢑ ꢗ ꢋ ꢎꢔꢌ ꢗꢋ ꢒ ꢔ  
ꢘꢎ ꢄ ꢙ ꢑꢚ ꢛ ꢉꢄꢂꢄꢈ ꢑ ꢒ ꢕꢄ ꢔꢕꢄ ꢉ  
SCAS131 − APRIL 1990 − REVISED APRIL 1993  
logic symbol  
logic diagram (positive logic)  
24  
24  
OE  
OE  
EN  
C1  
13  
CLK  
13  
CLK  
23  
22  
21  
20  
17  
16  
15  
14  
1
2
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
1D  
1D  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
23  
1
1D  
C1  
1D  
C1  
1D  
1Q  
3
4
9
10  
11  
12  
To Seven Other Flip-Flops  
This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 0.5 V to V  
+ 0.5 V  
+ 0.5 V  
I
CC  
CC  
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 0.5 V to V  
O
Input clamp current, I (V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
IK  
I
I
CC  
Output clamp current, I  
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
Continuous current through V  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 mA  
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 65°C to 150°C  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
recommended operating conditions  
MIN  
4.5  
2
MAX  
UNIT  
V
V
V
V
V
V
Supply voltage  
5.5  
CC  
IH  
IL  
High-level input voltage  
Low-level input voltage  
Input voltage  
V
0.8  
V
0
0
V
V
V
I
CC  
Output voltage  
V
O
CC  
I
I
High-level output current  
Low-level output current  
Input transition rise or fall rate  
Operating free-air temperature  
− 24  
24  
mA  
mA  
ns /V  
°C  
OH  
OL  
D
0
10  
t/Dv  
T
− 40  
85  
A
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢇꢈ ꢄꢂꢉ ꢄꢂꢊꢋ ꢈꢌꢍ ꢈꢉꢎ ꢉꢄꢂꢏꢐ ꢑꢒ ꢃꢄꢂꢋꢑꢐ ꢌꢄꢓ ꢔꢈꢑ ꢐꢕꢂ ꢋꢌꢍꢂ ꢏꢖꢑꢗ ꢋ ꢎꢔ ꢌ ꢗꢋꢒ  
ꢘ ꢎꢄ ꢙꢑ ꢚ ꢛꢉꢄꢂꢄ ꢈꢑꢒ ꢕ ꢄꢔ ꢕꢄ  
SCAS131 − APRIL 1990 − REVISED APRIL 1993  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
A
= 25°C  
PARAMETER  
TEST CONDITIONS  
V
MIN  
MAX  
UNIT  
CC  
MIN  
4.4  
TYP  
MAX  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
4.4  
5.4  
I
= − 50 mA  
OH  
5.4  
3.94  
4.94  
3.8  
V
V
OH  
OL  
I
I
= − 24 mA  
= − 75 mA  
OH  
4.8  
{
3.85  
OH  
0.1  
0.1  
0.1  
0.1  
0.44  
0.44  
1.65  
5
I
= 50 mA  
OL  
0.36  
0.36  
V
V
I
I
= 24 mA  
OL  
{
= 75 mA  
OL  
I
I
I
V
= V  
O CC  
or GND  
0.5  
0.1  
8
mA  
mA  
mA  
OZ  
V = V  
or GND  
or GND,  
1
I
I
CC  
V = V  
I = 0  
O
80  
CC  
I
CC  
One input at 3.4 V,  
Other inputs at GND or V  
DI  
CC  
5.5 V  
0.9  
1
mA  
CC  
C
C
V = V  
CC  
or GND  
or GND  
5 V  
5 V  
4.5  
12  
pF  
pF  
i
I
V = V  
O CC  
o
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.  
This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V  
.
CC  
timing requirements over recommended ranges of supply voltage and operating free-air  
temperature (unless otherwise noted) (see Figure 1)  
T
= 25°C  
A
MIN  
MAX  
UNIT  
MIN  
0
MAX  
Clock frequency  
Pulse duration  
75  
0
4
75  
MHz  
f
t
clock  
CLK high  
CLK low  
4
ns  
w
5
5
t
t
Setup time, data before CLK↑  
Hold time, data after CLK↑  
2.7  
1.5  
2.7  
1.5  
ns  
ns  
su  
h
switching characteristics over recommended ranges of supply voltage and operating free-air  
temperature (unless otherwise noted) (see Figure 1)  
T = 25°C  
A
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
MIN  
MAX  
UNIT  
MIN  
7.5  
4.3  
5.6  
3.7  
4.7  
4.4  
4.7  
TYP  
MAX  
f
75  
4.3  
5.6  
3.7  
4.7  
4.4  
4.7  
MHz  
max  
t
t
7.4  
9.4  
7.5  
9.2  
7.2  
6.6  
10.1  
12.6  
11.1  
13.7  
9.2  
11.6  
14.2  
12.6  
15.8  
9.8  
PLH  
PHL  
PZH  
CLK  
OE  
Q
Q
Q
ns  
ns  
ns  
t
t
PZL  
t
PHZ  
PLZ  
OE  
t
8.7  
9.3  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢀ ꢁꢂ ꢃ ꢄ ꢅꢅ ꢁꢀ ꢆ  
ꢇ ꢈꢄꢂ ꢉꢄꢂ ꢊꢋ ꢈꢌꢍ ꢈꢉ ꢎ ꢉ ꢄꢂꢏ ꢐꢑ ꢒ ꢃꢄꢂꢋꢑ ꢐꢌꢄ ꢓꢔ ꢈꢑꢐ ꢕꢂꢋ ꢌꢍꢂꢏꢖꢑ ꢗ ꢋ ꢎꢔꢌ ꢗꢋ ꢒ ꢔ  
ꢘꢎ ꢄ ꢙ ꢑꢚ ꢛ ꢉꢄꢂꢄꢈ ꢑ ꢒ ꢕꢄ ꢔꢕꢄ ꢉ  
SCAS131 − APRIL 1990 − REVISED APRIL 1993  
operating characteristics, V  
= 5 V, T = 25°C  
A
CC  
PARAMETER  
TEST CONDITIONS  
= 50 pF, f = 1 MHz  
L
TYP  
76  
UNIT  
Outputs enabled  
Outputs disabled  
C
Power dissipation capacitance per flip-flop  
C
pF  
pd  
64  
PARAMETER MEASUREMENT INFORMATION  
2 X V  
CC  
S1  
500 Ω  
Open  
GND  
TEST  
/t  
S1  
Open  
From Output  
Under Test  
t
t
t
PLH PHL  
/t  
2 x V  
GND  
PLZ PZL  
/t  
CC  
PHZ PZH  
500 Ω  
C
= 50 pF  
L
(see Note A)  
LOAD CIRCUIT  
1.5 V  
3 V  
0 V  
3 V  
0
Timing Input  
(see Note B)  
High-Level  
Input  
1.5 V 1.5 V  
t
t
h
w
t
su  
3 V  
0 V  
Data  
Input  
3 V  
0
1.5 V  
1.5 V  
Low-Level  
Input  
1.5 V 1.5 V  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
VOLTAGE WAVEFORMS  
PULSE DURATION  
3 V  
0
Output  
Control  
(Low-Level  
Enabling)  
1.5 V  
1.5 V  
3 V  
Input  
(see Note B)  
1.5 V  
1.5 V  
0
t
PZL  
t
PLZ  
t
t
t
PHL  
PLH  
PHL  
V
V  
OH  
OL  
CC  
Output  
Waveform 1  
In-Phase  
Output  
50%  
50%  
50%  
50%  
t
20%  
V
S1 at 2 x V  
(see Note C)  
CC  
V
OL  
t
PLH  
PHZ  
t
PZH  
V
OH  
OL  
Out-of-Phase  
Output  
V
OH  
Output  
Waveform 2  
S1 at GND  
50%  
80%  
50%  
V
0 V  
(see Note C)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
NOTES: A. C includes probe and jig capacitance.  
L
B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t = 3 ns, t = 3 ns.  
O
r
f
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
D. The outputs are measured one at a time with one transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,  
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are  
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard  
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where  
mandated by government requirements, testing of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,  
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information  
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a  
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual  
property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied  
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive  
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional  
restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all  
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not  
responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably  
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing  
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and  
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products  
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be  
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in  
such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at  
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are  
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated  
products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Amplifiers  
Applications  
Audio  
Automotive  
Broadband  
Digital Control  
Medical  
Military  
Optical Networking  
Security  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
www.ti.com/audio  
Data Converters  
DLP® Products  
DSP  
Clocks and Timers  
Interface  
www.ti.com/automotive  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/medical  
www.ti.com/military  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
dsp.ti.com  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
power.ti.com  
microcontroller.ti.com  
www.ti-rfid.com  
Logic  
Power Mgmt  
Microcontrollers  
RFID  
Telephony  
Video & Imaging  
Wireless  
RF/IF and ZigBee® Solutions www.ti.com/lprf  
www.ti.com/wireless  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2009, Texas Instruments Incorporated  

相关型号:

SN74ACT11620DW

ACT SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO24, PLASTIC, SOIC-24
TI

SN74ACT11620DWR

ACT SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO24, PLASTIC, SOIC-24
TI

SN74ACT11620NT

ACT SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, PDIP24, 0.300 INCH, PLASTIC, DIP-24
TI

SN74ACT11651DWR

ACT SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO28, PLASTIC, SOIC-28
TI

SN74ACT11D

TRIPLE 3-INPUT POSITIVE-AND GATES
TI

SN74ACT11DB

TRIPLE 3-INPUT POSITIVE-AND GATES
TI

SN74ACT11DBLE

Triple 3-Input Positive-AND Gates 14-SSOP -40 to 85
TI

SN74ACT11DBR

暂无描述
TI

SN74ACT11DBRG4

Triple 3-Input Positive-AND Gates 14-SSOP -40 to 85
TI

SN74ACT11DE4

ACT SERIES, TRIPLE 3-INPUT AND GATE, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14
TI

SN74ACT11DG4

具有 TTL 兼容型 CMOS 输入的 3 通道、3 输入、4.5V 至 5.5V 与门 | D | 14 | -40 to 85
TI

SN74ACT11DR

具有 TTL 兼容型 CMOS 输入的 3 通道、3 输入、4.5V 至 5.5V 与门 | D | 14 | -40 to 85
TI