SN74AHC16244DGG [TI]

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS; 16位缓冲器/驱动器,具有三态输出
SN74AHC16244DGG
型号: SN74AHC16244DGG
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
16位缓冲器/驱动器,具有三态输出

总线驱动器 总线收发器 逻辑集成电路 光电二极管 输出元件
文件: 总12页 (文件大小:216K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN54AHC16244, SN74AHC16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS327G – MARCH 1996 – REVISED JANUARY 2000  
SN54AHC16244 . . . WD PACKAGE  
SN74AHC16244 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
2OE  
1A1  
1A2  
GND  
1A3  
1A4  
Operating Range 2-V to 5.5-V V  
CC  
2
3
Distributed V  
High-Speed Switching Noise  
and GND Pins Minimize  
CC  
4
5
Flow-Through Architecture Optimizes PCB  
Layout  
6
7
V
V
CC  
CC  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
8
2Y1  
2Y2  
GND  
2Y3  
2Y4  
3Y1  
3Y2  
GND  
3Y3  
3Y4  
2A1  
2A2  
GND  
2A3  
2A4  
3A1  
3A2  
GND  
3A3  
3A4  
9
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Package Options Include Plastic Shrink  
Small-Outline (DL), Thin Shrink  
Small-Outline (DGG), and Thin Very  
Small-Outline (DGV) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
V
V
CC  
CC  
4Y1  
4Y2  
GND  
4Y3  
4Y4  
4A1  
4A2  
GND  
4A3  
4A4  
3OE  
description  
The ’AHC16244 devices are 16-bit buffers and  
line drivers designed specifically to improve the  
performance and density of 3-state memory  
address drivers, clock drivers, and bus-oriented  
receivers and transmitters.  
4OE  
These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. They provide true outputs  
and symmetrical active-low output-enable (OE) inputs.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN54AHC16244 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74AHC16244 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each 4-bit buffer/driver)  
INPUTS  
OUTPUT  
Y
A
OE  
L
H
L
H
L
L
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54AHC16244, SN74AHC16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS327G – MARCH 1996 – REVISED JANUARY 2000  
logic symbol  
1
1OE  
EN1  
EN2  
EN3  
EN4  
48  
2OE  
25  
3OE  
24  
4OE  
47  
1A1  
46  
2
3
1
1
1
1
1
2
3
4
1Y1  
1Y2  
1Y3  
1Y4  
2Y1  
2Y2  
2Y3  
2Y4  
3Y1  
3Y2  
3Y3  
3Y4  
4Y1  
4Y2  
4Y3  
4Y4  
1A2  
44  
5
1A3  
43  
6
1A4  
41  
8
2A1  
40  
9
2A2  
38  
11  
12  
13  
14  
16  
17  
19  
20  
22  
23  
2A3  
37  
2A4  
36  
3A1  
35  
3A2  
33  
3A3  
32  
3A4  
30  
4A1  
29  
4A2  
27  
4A3  
26  
4A4  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54AHC16244, SN74AHC16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS327G – MARCH 1996 – REVISED JANUARY 2000  
logic diagram (positive logic)  
1
25  
36  
1OE  
3OE  
3A1  
47  
2
3
5
6
13  
1A1  
1Y1  
1Y2  
1Y3  
1Y4  
3Y1  
46  
35  
33  
32  
14  
1A2  
3A2  
3A3  
3A4  
3Y2  
44  
16  
1A3  
3Y3  
43  
17  
1A4  
3Y4  
48  
24  
30  
2OE  
4OE  
4A1  
41  
8
9
19  
2A1  
2Y1  
2Y2  
2Y3  
2Y4  
4Y1  
40  
29  
27  
26  
20  
2A2  
4A2  
4A3  
4A4  
4Y2  
38  
11  
12  
22  
2A3  
4Y3  
37  
23  
2A4  
4Y4  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V  
I
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V  
+ 0.5 V  
O
CC  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –20 mA  
IK  
I
Output clamp current, I  
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25 mA  
Continuous current through each V  
Package thermal impedance, θ (see Note 2): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W  
O
O
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±75 mA  
CC  
JA  
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W  
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54AHC16244, SN74AHC16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS327G – MARCH 1996 – REVISED JANUARY 2000  
recommended operating conditions (see Note 3)  
SN54AHC16244 SN74AHC16244  
UNIT  
MIN  
2
MAX  
MIN  
2
MAX  
V
V
Supply voltage  
5.5  
5.5  
V
CC  
V
V
V
V
V
V
= 2 V  
1.5  
2.1  
3.85  
1.5  
2.1  
3.85  
CC  
CC  
CC  
CC  
CC  
CC  
High-level input voltage  
= 3 V  
V
V
IH  
= 5.5 V  
= 2 V  
0.5  
0.9  
0.5  
0.9  
V
IL  
Low-level input voltage  
= 3 V  
= 5.5 V  
1.65  
5.5  
1.65  
5.5  
V
V
Input voltage  
0
0
0
0
V
V
A
I
Output voltage  
V
V
CC  
O
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2 V  
–50  
–4  
–8  
50  
4
–50  
–4  
–8  
50  
4
I
High-level output current  
Low-level output current  
= 3.3 ± 0.3 V  
= 5 ± 0.5 V  
= 2 V  
OH  
OL  
mA  
A
I
= 3.3 ± 0.3 V  
= 5 ± 0.5 V  
= 3.3 ± 0.3 V  
= 5 ± 0.5 V  
mA  
8
8
100  
20  
125  
100  
20  
85  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
ns/V  
T
A
–55  
–40  
°C  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
= 25°C  
SN54AHC16244 SN74AHC16244  
A
PARAMETER  
TEST CONDITIONS  
V
UNIT  
CC  
MIN  
TYP MAX  
MIN  
1.9  
MAX  
MIN  
1.9  
MAX  
2 V  
3 V  
1.9  
2.9  
2
3
I
= –50  
A
2.9  
2.9  
OH  
V
V
4.5 V  
3 V  
4.4  
4.5  
4.4  
4.4  
V
OH  
OL  
I
I
= –4 mA  
2.58  
3.94  
2.48  
3.8  
2.48  
3.8  
OH  
= –8 mA  
4.5 V  
2 V  
OH  
0.1  
0.1  
0.1  
0.1  
0.1  
0.5  
0.5  
±1*  
0.1  
0.1  
I
= 50  
A
3 V  
OL  
4.5 V  
3 V  
0.1  
0.1  
V
I
I
= 4 mA  
= 8 mA  
0.36  
0.36  
±0.1  
0.44  
0.44  
±1  
OL  
4.5 V  
0 V to 5.5 V  
OL  
I
I
I
V = V  
or GND  
A
A
I
I
CC  
= V  
V
or GND,  
O
I
CC  
V (OE) = V or V  
IH  
5.5 V  
±0.25  
±2.5  
±2.5  
OZ  
IL  
V = V  
or GND,  
or GND  
I = 0  
O
5.5 V  
5 V  
4
40  
40  
10  
A
pF  
pF  
CC  
I
CC  
CC  
C
C
V = V  
2
10  
i
I
V
= V or GND  
CC  
5 V  
3.5  
o
O
* On products compliant to MIL-PRF-38535, this parameter is not production tested at V  
= 0 V.  
CC  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54AHC16244, SN74AHC16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS327G – MARCH 1996 – REVISED JANUARY 2000  
switching characteristics over recommended operating free-air temperature range,  
= 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)  
V
CC  
T
A
= 25°C  
TYP  
SN54AHC16244 SN74AHC16244  
UNIT  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
MIN  
MAX  
8.4*  
8.4*  
MIN  
1*  
1*  
1*  
1*  
1*  
1*  
1
MAX  
MIN  
MAX  
t
t
t
t
t
t
t
t
t
t
t
t
t
5.8*  
10*  
1
10  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
sk(o)  
A
Y
Y
Y
Y
Y
Y
C
C
C
C
C
= 15 pF  
= 15 pF  
= 15 pF  
= 50 pF  
= 50 pF  
ns  
ns  
ns  
ns  
ns  
L
L
L
L
L
5.8*  
10*  
1
10  
6.6* 10.6*  
6.6* 10.6*  
5* 11.5*  
5* 11.5*  
12.5*  
12.5*  
12.5*  
12.5*  
13.5  
13.5  
16  
1
12.5  
12.5  
12.5  
12.5  
13.5  
13.5  
16  
OE  
OE  
A
1
1
1
8.3  
8.3  
11.9  
11.9  
14.1  
14.1  
14  
1
1
1
9.1  
1
1
OE  
OE  
9.1  
1
16  
1
16  
10.3  
10.3  
1
16  
1
16  
C
C
= 50 pF  
= 50 pF  
ns  
ns  
L
L
14  
1
16  
1
16  
**  
1.5  
1.5  
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
** On products compliant to MIL-PRF-38535, this parameter does not apply.  
switching characteristics over recommended operating free-air temperature range,  
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)  
V
CC  
T
A
= 25°C  
TYP  
3.9*  
3.9*  
4.7*  
4.7*  
5*  
SN54AHC16244 SN74AHC16244  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
UNIT  
ns  
MIN  
MAX  
6*  
MIN  
1*  
1*  
1*  
1*  
1*  
1*  
1
MAX  
7*  
MIN  
1
MAX  
6.5  
t
t
t
t
t
t
t
t
t
t
t
t
t
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
sk(o)  
A
Y
Y
Y
Y
Y
Y
C
C
C
C
C
= 15 pF  
= 15 pF  
= 15 pF  
= 50 pF  
= 50 pF  
L
L
L
L
L
6*  
7*  
1
6.5  
7.3*  
7.3*  
7.2*  
7.2*  
8
8.5*  
8.5*  
8.5*  
8.5*  
9
1
8.5  
ns  
OE  
OE  
A
1
8.5  
1
8.5  
ns  
5*  
1
8.5  
5.4  
1
8.5  
ns  
5.4  
8
1
9
1
8.5  
6.2  
9.3  
9.3  
9.2  
9.2  
1
10.5  
10.5  
10.5  
10.5  
1
10.5  
10.5  
10.5  
10.5  
1
ns  
OE  
OE  
6.2  
1
1
6.7  
1
1
C
C
= 50 pF  
= 50 pF  
ns  
ns  
L
L
6.7  
1
1
**  
1
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
** On products compliant to MIL-PRF-38535, this parameter does not apply.  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54AHC16244, SN74AHC16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS327G – MARCH 1996 – REVISED JANUARY 2000  
noise characteristics, V  
= 5 V, C = 50 pF, T = 25°C (see Note 4)  
CC  
L
A
SN74AHC16244  
PARAMETER  
UNIT  
MIN  
TYP  
0.5  
MAX  
V
V
V
V
V
Quiet output, maximum dynamic V  
V
V
V
V
V
OL(P)  
OL(V)  
OH(V)  
IH(D)  
IL(D)  
OL  
Quiet output, minimum dynamic V  
Quiet output, minimum dynamic V  
High-level dynamic input voltage  
Low-level dynamic input voltage  
–0.2  
4.8  
OL  
OH  
3.5  
1.5  
NOTE 4: Characteristics are for surface-mount packages only.  
operating characteristics, V  
= 5 V, T = 25°C  
A
CC  
PARAMETER  
TEST CONDITIONS  
No load, f = 1 MHz  
TYP  
UNIT  
C
Power dissipation capacitance  
10.5  
pF  
pd  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54AHC16244, SN74AHC16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS327G – MARCH 1996 – REVISED JANUARY 2000  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
Open  
GND  
S1  
R
= 1 kΩ  
L
TEST  
S1  
From Output  
Under Test  
Test  
Point  
From Output  
Under Test  
t
t
/t  
Open  
PLH PHL  
/t  
C
C
L
t
V
CC  
L
PLZ PZL  
/t  
(see Note A)  
(see Note A)  
GND  
PHZ PZH  
Open Drain  
V
CC  
LOAD CIRCUIT FOR  
LOAD CIRCUIT FOR  
TOTEM-POLE OUTPUTS  
3-STATE AND OPEN-DRAIN OUTPUTS  
V
CC  
50% V  
CC  
Timing Input  
0 V  
t
w
t
h
t
su  
V
CC  
V
CC  
50% V  
50% V  
CC  
Input  
CC  
50% V  
50% V  
CC  
Data Input  
CC  
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
V
V
CC  
CC  
Output  
Control  
50% V  
50% V  
50% V  
50% V  
t
Input  
CC  
CC  
CC  
CC  
0 V  
0 V  
t
PZL  
t
t
t
PLZ  
PLH  
PHL  
Output  
Waveform 1  
V
OH  
V  
CC  
In-Phase  
Output  
50% V  
50% V  
CC  
50% V  
CC  
CC  
V
S1 at V  
(see Note B)  
V
OL  
+ 0.3 V  
CC  
V
OL  
OL  
t
t
t
PHL  
PLH  
PZH  
PHZ  
Output  
Waveform 2  
S1 at GND  
V
V
OH  
OH  
Out-of-Phase  
Output  
V
OH  
– 0.3 V  
50% V  
50% V  
50% V  
CC  
CC  
CC  
V
0 V  
(see Note B)  
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. includes probe and jig capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z = 50 , t 3 ns, t 3 ns.  
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
5-Sep-2005  
PACKAGING INFORMATION  
Orderable Device  
74AHC16244DGGRE4  
74AHC16244DGVRE4  
SN74AHC16244DGGR  
SN74AHC16244DGVR  
SN74AHC16244DL  
Status (1)  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
TSSOP  
DGG  
48  
48  
48  
48  
48  
48  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
TVSOP  
TSSOP  
TVSOP  
SSOP  
DGV  
DGG  
DGV  
DL  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74AHC16244DLR  
SSOP  
DL  
1000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan  
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS  
&
no Sb/Br)  
-
please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 1  
MECHANICAL DATA  
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000  
DGV (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
24 PINS SHOWN  
0,23  
0,13  
M
0,07  
0,40  
24  
13  
0,16 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
0°ā8°  
0,75  
1
12  
0,50  
A
Seating Plane  
0,08  
0,15  
0,05  
1,20 MAX  
PINS **  
14  
16  
20  
24  
38  
48  
56  
DIM  
A MAX  
A MIN  
3,70  
3,50  
3,70  
3,50  
5,10  
4,90  
5,10  
4,90  
7,90  
7,70  
9,80  
9,60  
11,40  
11,20  
4073251/E 08/00  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
D. Falls within JEDEC: 24/48 Pins – MO-153  
14/16/20/56 Pins – MO-194  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO001C – JANUARY 1995 – REVISED DECEMBER 2001  
DL (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0.025 (0,635)  
48  
0.0135 (0,343)  
0.008 (0,203)  
0.005 (0,13)  
M
25  
0.010 (0,25)  
0.005 (0,13)  
0.299 (7,59)  
0.291 (7,39)  
0.420 (10,67)  
0.395 (10,03)  
Gage Plane  
0.010 (0,25)  
0°ā8°  
1
24  
0.040 (1,02)  
0.020 (0,51)  
A
Seating Plane  
0.004 (0,10)  
0.008 (0,20) MIN  
PINS **  
0.110 (2,79) MAX  
28  
48  
0.630  
56  
DIM  
0.380  
(9,65)  
0.730  
A MAX  
A MIN  
(16,00) (18,54)  
0.370  
(9,40)  
0.620  
0.720  
(15,75) (18,29)  
4040048/E 12/01  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
D. Falls within JEDEC MO-118  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS003D – JANUARY 1995 – REVISED JANUARY 1998  
DGG (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0,27  
0,17  
M
0,08  
0,50  
48  
25  
6,20  
6,00  
8,30  
7,90  
0,15 NOM  
Gage Plane  
0,25  
1
24  
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
48  
56  
64  
DIM  
A MAX  
12,60  
12,40  
14,10  
13,90  
17,10  
16,90  
A MIN  
4040078/F 12/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2005, Texas Instruments Incorporated  

相关型号:

SN74AHC16244DGGR

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16244DGV

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16244DGVR

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16244DL

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16244DLG4

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16244DLR

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16244DLRG4

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16245

16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

SN74AHC16245DGG

AHC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, PLASTIC, TSSOP-48
TI

SN74AHC16245DGGR

暂无描述
TI

SN74AHC16245DGV

AHC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, PLASTIC, TVSOP-48
TI

SN74AHC16245DL

AHC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, PLASTIC, SSOP-48
TI