SN74ALS563BNE4 [TI]

ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20, ROHS COMPLIANT, PLASTIC, MS-001AD, DIP-20;
SN74ALS563BNE4
型号: SN74ALS563BNE4
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20, ROHS COMPLIANT, PLASTIC, MS-001AD, DIP-20

驱动 光电二极管 输出元件 逻辑集成电路
文件: 总17页 (文件大小:1020K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢁꢂ ꢃ ꢄꢅ ꢀ ꢂꢆ ꢇ ꢈꢉ ꢀꢁꢊ ꢃ ꢄ ꢅꢀ ꢂꢆ ꢇꢈ  
ꢋ ꢌꢍꢄꢅ ꢎꢏꢍ ꢐꢑ ꢒ ꢍ ꢓꢄꢁꢀ ꢑꢄꢓꢒ ꢁꢍ ꢅꢄꢍꢌ ꢔ ꢒꢀ  
ꢕ ꢖꢍ ꢔ ꢇ ꢏꢀꢍꢄꢍ ꢒ ꢋ ꢗꢍ ꢑꢗ ꢍꢀ  
SDAS163B − DECEMBER 1982 − REVISED NOVEMBER 2004  
SN54ALS563B . . . J OR W PACKAGE  
SN74ALS563B . . . DW, N, OR NS PACKAGE  
(TOP VIEW)  
D 3-State Buffer-Type Outputs Drive Bus  
Lines Directly  
D Bus-Structured Pinout  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
19 1Q  
1
2
3
4
5
6
7
8
9
10  
20  
description/ordering information  
18 2Q  
These 8-bit D-type transparent latches feature  
3-state outputs designed specifically for driving  
highly capacitive or relatively low-impedance  
loads. They are particularly suitable for  
implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
17  
16  
15  
14  
13  
12  
11  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
LE  
While the latch-enable (LE) input is high, the Q  
outputs follow the complements of data (D) inputs.  
When LE is taken low, the outputs are latched at  
the inverse of the levels set up at the D inputs.  
GND  
SN54ALS563B . . . FK PACKAGE  
(TOP VIEW)  
A buffered output-enable (OE) input places the  
eight outputs in either a normal logic state (high or  
low logic levels) or a high-impedance state. In the  
high-impedance state, the outputs neither load  
nor drive the bus lines significantly. The  
high-impedance state and increased high logic  
level provide the capability to drive bus lines  
without interface or pullup components.  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
5Q  
6Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
17  
16  
15  
14  
9 10 11 12 13  
OE does not affect internal operations of the  
latches. Old data can be retained or new data can  
be entered while the outputs are in the  
high-impedance state.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
T
A
PACKAGE  
TOP-SIDE MARKING  
PDIP − N  
Tube of 20  
Tube of 25  
Reel of 2000  
Reel of 2000  
Tube of 20  
Tube of 85  
Tube of 55  
SN74ALS563BN  
SN74ALS563BN  
SN74ALS563BDW  
SN74ALS563BDWR  
SN74ALS563BNSR  
SNJ54ALS563BJ  
SNJ54ALS563BW  
SNJ54ALS563BFK  
0°C to 70°C  
SOIC − DW  
ALS563B  
SOP − NS  
CDIP − J  
ALS563B  
SNJ54ALS563BJ  
SNJ54ALS563BW  
SNJ54ALS563BFK  
−55°C to 125°C  
CFP − W  
LCCC − FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available  
at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢑꢓ ꢋ ꢎꢗ ꢌ ꢍꢖ ꢋ ꢁ ꢎ ꢄꢍꢄ ꢘꢙ ꢚ ꢛꢜ ꢝ ꢞꢟ ꢘꢛꢙ ꢘꢠ ꢡꢢ ꢜ ꢜ ꢣꢙꢟ ꢞꢠ ꢛꢚ ꢤꢢꢥ ꢦꢘꢡ ꢞꢟ ꢘꢛꢙ ꢧꢞ ꢟꢣ ꢨ  
ꢑꢜ ꢛ ꢧꢢꢡ ꢟ ꢠ ꢡ ꢛꢙ ꢚꢛ ꢜ ꢝ ꢟ ꢛ ꢠ ꢤꢣ ꢡ ꢘꢚ ꢘꢡꢞ ꢟꢘ ꢛꢙꢠ ꢤꢣ ꢜ ꢟꢩ ꢣ ꢟꢣ ꢜ ꢝꢠ ꢛꢚ ꢍꢣꢪ ꢞꢠ ꢖꢙꢠ ꢟꢜ ꢢꢝ ꢣꢙꢟ ꢠ  
ꢠ ꢟ ꢞ ꢙꢧ ꢞ ꢜꢧ ꢫ ꢞ ꢜꢜ ꢞ ꢙ ꢟꢬꢨ ꢑꢜ ꢛ ꢧꢢꢡ ꢟꢘꢛꢙ ꢤꢜ ꢛꢡ ꢣꢠ ꢠꢘ ꢙꢭ ꢧꢛꢣ ꢠ ꢙꢛꢟ ꢙꢣ ꢡꢣ ꢠꢠ ꢞꢜ ꢘꢦ ꢬ ꢘꢙꢡ ꢦꢢꢧ ꢣ  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
Copyright 2004, Texas Instruments Incorporated  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢀꢂ ꢆꢇ ꢈꢉ ꢀ ꢁꢊ ꢃ ꢄꢅꢀ ꢂ ꢆ ꢇꢈ  
ꢋꢌ ꢍꢄ ꢅ ꢎ ꢏꢍ ꢐꢑꢒ ꢍꢓ ꢄꢁ ꢀꢑꢄꢓ ꢒꢁ ꢍ ꢅꢄꢍꢌ ꢔ ꢒꢀ  
ꢕꢖ ꢍ ꢔ ꢇ ꢏꢀꢍꢄꢍ ꢒ ꢋꢗꢍ ꢑꢗ ꢍꢀ  
SDAS163B − DECEMBER 1982 − REVISED NOVEMBER 2004  
FUNCTION TABLE  
(each latch)  
INPUTS  
OUTPUT  
Q
OE  
LE  
H
H
L
D
H
L
L
L
L
H
L
X
X
Q
0
H
X
Z
logic diagram (positive logic)  
1
OE  
11  
LE  
C1  
1D  
19  
1Q  
2
1D  
To Seven Other Channels  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage, V  
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V  
CC  
Input voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V  
I
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V  
Package thermal impedance, θ (see Notes 2): DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W  
JA  
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
Storage temperature range, T  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. All voltage values are with respect to network ground terminal.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢅ ꢀ ꢂꢆ ꢇ ꢈꢉ ꢀꢁꢊ ꢃ ꢄ ꢅꢀ ꢂꢆ ꢇꢈ  
ꢋ ꢌꢍꢄꢅ ꢎꢏꢍ ꢐꢑ ꢒ ꢍ ꢓꢄꢁꢀ ꢑꢄꢓꢒ ꢁꢍ ꢅꢄꢍꢌ ꢔ ꢒꢀ  
ꢕ ꢖꢍ ꢔ ꢇ ꢏꢀꢍꢄꢍ ꢒ ꢋ ꢗꢍ ꢑꢗ ꢍꢀ  
SDAS163B − DECEMBER 1982 − REVISED NOVEMBER 2004  
recommended operating conditions (see Note 3)  
SN54ALS563B  
MIN NOM MAX  
SN74ALS563B  
MIN NOM MAX  
UNIT  
V
V
V
Supply voltage  
4.5  
2
5
5.5  
4.5  
2
5
5.5  
V
V
CC  
High-level input voltage  
Low-level input voltage  
High-level output current  
Low-level output current  
Pulse duration, LE high  
Setup time, data before LE↓  
Hold time, data after LE↓  
Operating free-air temperature  
IH  
0.7  
−1  
12  
0.8  
2.6  
24  
V
IL  
I
I
t
t
t
mA  
mA  
ns  
ns  
ns  
°C  
OH  
OL  
w
15  
20  
15  
10  
10  
0
su  
h
12  
T
A
55  
125  
70  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
SN54ALS563B  
SN74ALS563B  
PARAMETER  
TEST CONDITIONS  
UNIT  
MIN TYP  
MAX  
MIN TYP  
MAX  
V
V
V
= 4.5 V,  
I = 18 mA  
1.2  
1.2  
V
IK  
CC  
I
= 4.5 V to 5.5 V,  
I
I
I
I
I
= 0.4 mA  
= 1 mA  
= 2.6 mA  
= 12 mA  
= 24 mA  
= 2.7 V  
V
−2  
V
CC  
−2  
CC  
OH  
OH  
OH  
OL  
OL  
CC  
2.4  
3.3  
V
OH  
V
V
= 4.5 V  
= 4.5 V  
CC  
CC  
2.4  
3.2  
0.25  
0.35  
0.25  
0.4  
0.4  
0.5  
20  
V
OL  
V
V
I
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 5.5 V,  
= 5.5 V,  
= 5.5 V,  
= 5.5 V,  
= 5.5 V,  
= 5.5 V,  
V
20  
20  
0.1  
µA  
µA  
OZH  
O
O
I
V
= 0.4 V  
20  
0.1  
20  
OZL  
I
V = 7 V  
I
mA  
µA  
I
I
IH  
V = 2.7 V  
I
20  
I
IL  
V = 0.4 V  
I
0.1  
112  
17  
0.1  
112  
17  
mA  
mA  
I
O
V
O
= 2.25 V  
20  
30  
Outputs high  
Outputs low  
10  
16  
17  
10  
16  
17  
I
V
CC  
= 5.5 V  
26  
26  
mA  
CC  
Outputs disabled  
29  
29  
All typical values are at V  
= 5 V, T = 25°C.  
CC  
A
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I  
.
OS  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢀꢂ ꢆꢇ ꢈꢉ ꢀ ꢁꢊ ꢃ ꢄꢅꢀ ꢂ ꢆ ꢇꢈ  
ꢋꢌ ꢍꢄ ꢅ ꢎ ꢏꢍ ꢐꢑꢒ ꢍꢓ ꢄꢁ ꢀꢑꢄꢓ ꢒꢁ ꢍ ꢅꢄꢍꢌ ꢔ ꢒꢀ  
ꢕꢖ ꢍ ꢔ ꢇ ꢏꢀꢍꢄꢍ ꢒ ꢋꢗꢍ ꢑꢗ ꢍꢀ  
SDAS163B − DECEMBER 1982 − REVISED NOVEMBER 2004  
switching characteristics (see Figure 1)  
V
C
= 4.5 V to 5.5 V  
= 50 pF  
CC  
L
R1 = 500 Ω  
R2 = 500 Ω  
T
A
FROM  
TO  
(OUTPUT)  
PARAMETER  
(INPUT)  
UNIT  
= MIN to MAX  
SN54ALS563B SN74ALS563B  
MIN  
3
MAX  
26  
MIN  
3
MAX  
18  
t
t
t
t
PLH  
PHL  
PLH  
PHL  
PZH  
D
ns  
ns  
ns  
ns  
Q
Q
Q
Q
3
15  
3
14  
8
29  
6
22  
LE  
OE  
OE  
4
22  
6
21  
t
4
25  
3
18  
t
4
21  
4
18  
PZL  
PHZ  
t
2
12  
1
10  
t
3
22  
1
15  
PLZ  
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢅ ꢀ ꢂꢆ ꢇ ꢈꢉ ꢀꢁꢊ ꢃ ꢄ ꢅꢀ ꢂꢆ ꢇꢈ  
ꢋ ꢌꢍꢄꢅ ꢎꢏꢍ ꢐꢑ ꢒ ꢍ ꢓꢄꢁꢀ ꢑꢄꢓꢒ ꢁꢍ ꢅꢄꢍꢌ ꢔ ꢒꢀ  
ꢕ ꢖꢍ ꢔ ꢇ ꢏꢀꢍꢄꢍ ꢒ ꢋ ꢗꢍ ꢑꢗ ꢍꢀ  
SDAS163B − DECEMBER 1982 − REVISED NOVEMBER 2004  
PARAMETER MEASUREMENT INFORMATION  
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES  
7 V  
R
= R1 = R2  
V
CC  
L
S1  
R1  
R
L
Test  
Point  
From Output  
Under Test  
From Output  
Under Test  
Test  
Point  
Test  
Point  
From Output  
Under Test  
C
C
L
R
L
R2  
L
C
L
(see Note A)  
(see Note A)  
(see Note A)  
LOAD CIRCUIT FOR  
BI-STATE  
TOTEM-POLE OUTPUTS  
LOAD CIRCUIT  
FOR OPEN-COLLECTOR OUTPUTS  
LOAD CIRCUIT  
FOR 3-STATE OUTPUTS  
3.5 V  
3.5 V  
Timing  
Input  
High-Level  
1.3 V  
1.3 V  
1.3 V  
Pulse  
0.3 V  
0.3 V  
t
t
w
h
t
su  
3.5 V  
3.5 V  
0.3 V  
Data  
Input  
Low-Level  
1.3 V  
1.3 V  
1.3 V  
1.3 V  
Pulse  
0.3 V  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
VOLTAGE WAVEFORMS  
PULSE DURATIONS  
3.5 V  
Output  
Control  
(low-level  
enabling)  
1.3 V  
1.3 V  
0.3 V  
3.5 V  
t
PZL  
Input  
1.3 V  
1.3 V  
t
PLZ  
0.3 V  
PHL  
[3.5 V  
t
Waveform 1  
S1 Closed  
(see Note B)  
t
PLH  
1.3 V  
V
OH  
In-Phase  
Output  
1.3 V  
1.3 V  
1.3 V  
V
OL  
V
OL  
0.3 V  
t
PHZ  
t
PLH  
t
PZH  
t
PHL  
V
OH  
0.3 V  
9 0 V  
V
Waveform 2  
S1 Open  
(see Note B)  
OH  
OL  
Out-of-Phase  
Output  
(see Note C)  
1.3 V  
1.3 V  
V
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS  
NOTES: A.  
C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.  
D. All input pulses have the following characteristics: PRR 1 MHz, t = t = 2 ns, duty cycle = 50%.  
r
f
E. The outputs are measured one at a time, with one transition per measurement.  
Figure 1. Load Circuits and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
10-Jun-2014  
PACKAGING INFORMATION  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan  
Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(6)  
(3)  
(4/5)  
5962-88700012A  
ACTIVE  
LCCC  
FK  
20  
1
TBD  
POST-PLATE  
N / A for Pkg Type  
-55 to 125  
5962-  
88700012A  
SNJ54ALS  
563BFK  
5962-8870001RA  
5962-8870001SA  
ACTIVE  
ACTIVE  
CDIP  
CFP  
J
20  
20  
1
1
TBD  
TBD  
TBD  
A42  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
-55 to 125  
-55 to 125  
5962-8870001RA  
SNJ54ALS563BJ  
W
5962-8870001SA  
SNJ54ALS563BW  
SN54ALS563BJ  
ACTIVE  
ACTIVE  
CDIP  
SOIC  
J
20  
20  
1
A42  
N / A for Pkg Type  
-55 to 125  
0 to 70  
SN54ALS563BJ  
SN74ALS563BDW  
DW  
25  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
ALS563B  
SN74ALS563BN  
ACTIVE  
PDIP  
N
20  
20  
Pb-Free  
(RoHS)  
CU NIPDAU  
N / A for Pkg Type  
0 to 70  
SN74ALS563BN  
SN74ALS563BN3  
OBSOLETE  
ACTIVE  
PDIP  
SO  
N
20  
20  
TBD  
Call TI  
Call TI  
0 to 70  
0 to 70  
SN74ALS563BNSR  
NS  
2000  
2000  
1
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
ALS563B  
ALS563B  
SN74ALS563BNSRG4  
SNJ54ALS563BFK  
ACTIVE  
ACTIVE  
SO  
NS  
FK  
20  
20  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
N / A for Pkg Type  
0 to 70  
LCCC  
TBD  
POST-PLATE  
-55 to 125  
5962-  
88700012A  
SNJ54ALS  
563BFK  
SNJ54ALS563BJ  
SNJ54ALS563BW  
ACTIVE  
ACTIVE  
CDIP  
CFP  
J
20  
20  
1
1
TBD  
TBD  
A42  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
-55 to 125  
-55 to 125  
5962-8870001RA  
SNJ54ALS563BJ  
W
5962-8870001SA  
SNJ54ALS563BW  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
10-Jun-2014  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.  
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation  
of the previous line and the two combined represent the entire Device Marking for that device.  
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish  
value exceeds the maximum column width.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
OTHER QUALIFIED VERSIONS OF SN54ALS563B, SN74ALS563B :  
Catalog: SN74ALS563B  
Military: SN54ALS563B  
NOTE: Qualified Version Definitions:  
Catalog - TI's standard catalog product  
Military - QML certified for Military and Defense Applications  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
26-Jan-2013  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
SN74ALS563BNSR  
SO  
NS  
20  
2000  
330.0  
24.4  
8.2  
13.0  
2.5  
12.0  
24.0  
Q1  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
26-Jan-2013  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SO NS 20  
SPQ  
Length (mm) Width (mm) Height (mm)  
367.0 367.0 45.0  
SN74ALS563BNSR  
2000  
Pack Materials-Page 2  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest  
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale  
supplied at the time of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of  
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.  
Products  
Applications  
Audio  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
Medical  
Logic  
Security  
www.ti.com/security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense  
Video and Imaging  
www.ti.com/space-avionics-defense  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/omap  
OMAP Applications Processors  
Wireless Connectivity  
TI E2E Community  
e2e.ti.com  
www.ti.com/wirelessconnectivity  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2014, Texas Instruments Incorporated  

相关型号:

SN74ALS563BNSR

具有三态输出的八路 D 类透明锁存器 | NS | 20 | 0 to 70
TI

SN74ALS563BNSRE4

ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, GREEN, PLASTIC, SOP-20
TI

SN74ALS563BNSRG4

具有三态输出的八路 D 类透明锁存器 | NS | 20 | 0 to 70
TI

SN74ALS563FN3

IC IC,LATCH,SINGLE,8-BIT,ALS-TTL,LDCC,20PIN,PLASTIC, FF/Latch
TI

SN74ALS563J

IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,CERAMIC
TI

SN74ALS563JP4

IC IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,CERAMIC, FF/Latch
TI

SN74ALS563N

IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,PLASTIC
TI

SN74ALS563N-10

ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20
TI

SN74ALS563N1

IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,PLASTIC
TI

SN74ALS563NP3

IC IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,PLASTIC, FF/Latch
TI

SN74ALS564ADW

暂无描述
TI

SN74ALS564ADWR

ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
TI