SN74AUP1G126DPWR [TI]

具有三态输出的单路 0.8V 至 3.6V 低功耗缓冲器 | DPW | 5 | -40 to 85;
SN74AUP1G126DPWR
型号: SN74AUP1G126DPWR
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

具有三态输出的单路 0.8V 至 3.6V 低功耗缓冲器 | DPW | 5 | -40 to 85

驱动 逻辑集成电路 总线驱动器 总线收发器
文件: 总17页 (文件大小:365K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆꢌ ꢍ ꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅꢀ ꢒꢅꢓ ꢓ ꢏ ꢐ ꢈ ꢄꢔꢏ  
ꢍ ꢑꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌ ꢅꢔ ꢆ ꢅꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
D
D
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
Low Static-Power Consumption  
D
Wide Operating V  
Range of 0.8 V to 3.6 V  
CC  
D
Optimized for 3.3-V Operation  
D
D
D
D
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
(I  
= 0.9 µA Max)  
CC  
Low Dynamic-Power Consumption  
t
= 4.6 ns Max at 3.3 V  
pd  
(C = 4 pF Typ at 3.3 V)  
pd  
Suitable for Point-to-Point Applications  
D
Low Input Capacitance (C = 1.5 pF Typ)  
i
Low Noise − Overshoot and Undershoot  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
<10% of V  
CC  
D
ESD Performance Tested Per JESD 22  
− 2000-V Human-Body Model  
(A114-B, Class II)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
D
D
D
Input-Disable Feature Allows Floating Input  
Conditions  
I
Supports Partial-Power-Down Mode  
off  
Operation  
Input Hysteresis Allows Slow Input  
Transition and Better Switching Noise  
Immunity at Input  
D
ESD Protection Exceeds 5000 V With  
Human-Body Model  
DBV PACKAGE  
(TOP VIEW)  
DCK PACKAGE  
(TOP VIEW)  
DRL PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
3
2
1
4
Y
GND  
A
1
2
3
5
OE  
A
V
CC  
OE  
A
V
1
2
3
5
CC  
1
2
3
5
4
OE  
A
V
Y
CC  
5
V
OE  
CC  
4
GND  
Y
4
GND  
Y
GND  
See mechanical drawings for dimensions.  
description/ordering information  
The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable  
applications. This family ensures a very low static and dynamic power consumption across the entire V range  
CC  
of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see  
Figures 1 and 2).  
Static-Power Consumption  
Dynamic-Power Consumption  
(pF)  
Switching Characteristics  
(µA)  
at 25 MHz  
3.5  
3
100%  
100%  
80%  
60%  
80%  
2.5  
2
Input  
Output  
60%  
40%  
3.3-V  
3.3-V  
†  
Logic  
1.5  
1
Logic  
40%  
0.5  
0
20%  
0%  
20%  
0%  
AUP  
AUP  
−0.5  
10  
15 20  
Time − ns  
0
5
25  
35 40 45  
30  
Single, dual, and triple gates  
AUP1G08 data at C = 15 pF  
L
Figure 2. Excellent Signal Integrity  
Figure 1. AUP − The Lowest-Power Family  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢔꢤ  
Copyright 2005, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢈꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆ ꢌꢍꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅ ꢀ ꢒꢅ ꢓꢓ ꢏꢐ ꢈ ꢄꢔ ꢏ  
ꢍꢑ ꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
description/ordering information (continued)  
This bus buffer gate is a single line driver with a 3-state output. The output is disabled when the output-enable  
(OE) input is low. This device has the input-disable feature, which allows floating input signals.  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the  
driver.  
NanoStarand NanoFreepackage technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
A
PACKAGE  
NanoStar− WCSP (DSBGA)  
0.23-mm Large Bump − YEP  
Tape and reel SN74AUP1G126YEPR  
_ _ _HN_  
NanoFree− WCSP (DSBGA)  
0.23-mm Large Bump − YZP (Pb-free)  
Tape and reel SN74AUP1G126YZPR  
−40°C to 85°C  
SOT (SOT-23) − DBV  
Tape and reel SN74AUP1G126DBVR  
Tape and reel SN74AUP1G126DCKR  
H26_  
HN_  
SOT (SC-70) − DCK  
SOT (SOT-553) − DRL  
Reel of 4000  
SN74AUP1G126DRLR  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site.  
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one  
following character to designate the assembly/test site. Pin  
1
identifier indicates solder-bump composition  
(1 = SnPb, = Pb-free).  
FUNCTION TABLE  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
§
X
Z
§
Floating inputs allowed.  
logic diagram (positive logic)  
1
2
OE  
A
4
Y
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆꢌ ꢍ ꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅꢀ ꢒꢅꢓ ꢓ ꢏ ꢐ ꢈ ꢄꢔꢏ  
ꢍ ꢑꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌ ꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V  
I
Voltage range applied to any output in the high-impedance or power-off state, V  
O
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V  
Output voltage range in the high or low state, V (see Note 1) . . . . . . . . . . . . . . . . . . . −0.5 V to V + 0.5 V  
O
CC  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
IK  
OK  
I
Output clamp current, I  
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
O
Continuous output current, I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
Continuous current through V  
O
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
CC  
Package thermal impedance, θ (see Note 2): DBV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206°C/W  
JA  
DCK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 252°C/W  
DRL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142°C/W  
YEP/YZP package . . . . . . . . . . . . . . . . . . . . . . . . . . . 132°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢈꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆ ꢌꢍꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅ ꢀ ꢒꢅ ꢓꢓ ꢏꢐ ꢈ ꢄꢔ ꢏ  
ꢍꢑ ꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
recommended operating conditions (see Note 3)  
MIN  
MAX  
3.6  
3.6  
3.6  
3.6  
3.6  
0
UNIT  
V
Supply voltage  
0.8  
V
CC  
IH  
V
V
V
V
V
V
V
V
= 0.8 V  
V
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
= 1.1 V to 1.95 V  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 0.8 V  
0.65 × V  
CC  
1.6  
V
High-level input voltage  
V
V
2
= 1.1 V to 1.95 V  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
0
0
0
0
0
0.35 × V  
CC  
0.7  
V
V
Low-level input voltage  
Output voltage  
IL  
0.9  
Active state  
3-state  
V
CC  
3.6  
V
O
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 0.8 V  
= 1.1 V  
= 1.4 V  
= 1.65  
−20  
−1.1  
−1.7  
−1.9  
−3.1  
−4  
µA  
I
OH  
High-level output current  
mA  
= 2.3 V  
= 3 V  
= 0.8 V  
= 1.1 V  
= 1.4 V  
= 1.65 V  
= 2.3 V  
= 3 V  
20  
µA  
1.1  
1.7  
1.9  
3.1  
4
I
OL  
Low-level output current  
mA  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
= 0.8 V to 3.6 V  
200  
85  
ns/V  
T
A
−40  
°C  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆꢌ ꢍ ꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅꢀ ꢒꢅꢓ ꢓ ꢏ ꢐ ꢈ ꢄꢔꢏ  
ꢍ ꢑꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌ ꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
A
= 25°C  
T = −40°C TO 85°C  
A
PARAMETER  
TEST CONDITIONS  
UNIT  
V
CC  
MIN  
TYP  
MAX  
MIN  
MAX  
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
= −20 µA  
= −1.1 mA  
= −1.7 mA  
= −1.9 mA  
= −2.3 mA  
= −3.1 mA  
= −2.7 mA  
= −4 mA  
0.8 V to 3.6 V  
1.1 V  
V
− 0.1  
V − 0.1  
CC  
OH  
OH  
OH  
OH  
OH  
OH  
OH  
OH  
OL  
OL  
OL  
OL  
OL  
OL  
OL  
OL  
CC  
0.75 × V  
CC  
0.7 × V  
CC  
1.4 V  
1.11  
1.03  
1.3  
1.65 V  
1.32  
2.05  
1.9  
V
V
OH  
1.97  
1.85  
2.67  
2.55  
2.3 V  
3 V  
2.72  
2.6  
= 20 µA  
0.8 V to 3.6 V  
1.1 V  
0.1  
0.1  
CC  
= 1.1 mA  
= 1.7 mA  
= 1.9 mA  
= 2.3 mA  
= 3.1 mA  
= 2.7 mA  
= 4 mA  
0.3 × V  
0.3 × V  
CC  
1.4 V  
0.31  
0.37  
0.35  
0.33  
0.45  
0.33  
0.45  
1.65 V  
0.31  
0.31  
0.44  
0.31  
0.44  
V
OL  
V
2.3 V  
3 V  
A or OE  
input  
I
I
V = GND to 3.6 V  
0 V to 3.6 V  
0.1  
0.5  
µA  
I
I
V or V = 0 V to 3.6 V  
0 V  
0 V to 0.2 V  
3.6 V  
0.2  
0.2  
0.6  
0.6  
0.5  
µA  
µA  
µA  
off  
I
O
I  
off  
V or V = 0 V to 3.6 V  
I
O
I
V
O
= V or GND  
CC  
OZ  
V = GND or (V  
to 3.6 V),  
I
CC  
I
0.8 V to 3.6 V  
0.5  
0.9  
µA  
CC  
OE = V , I = 0  
CC  
O
A input  
40  
50  
V = V  
I CC  
− 0.6 V , I = 0  
3.3 V  
O
OE input  
110  
120  
I  
CC  
µA  
V = GND to 3.6 V,  
OE = GND  
I
All inputs  
0.8 V to 3.6 V  
0
0
0 V  
1.5  
1.5  
3
C
C
V = V  
CC  
or GND  
or GND  
pF  
pF  
i
I
3.6 V  
3.6 V  
V = V  
O CC  
o
One input at V  
To show I  
CC  
− 0.6 V, other input at V  
or GND  
is very low when the input-disable feature is enabled  
CC  
CC  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢈꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆ ꢌꢍꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅ ꢀ ꢒꢅ ꢓꢓ ꢏꢐ ꢈ ꢄꢔ ꢏ  
ꢍꢑ ꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
switching characteristics over recommended operating free-air temperature range, C = 5 pF  
L
(unless otherwise noted) (see Figures 3 and 4)  
T
= −40°C  
TO 85°C  
A
T
A
= 25°C  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
CC  
UNIT  
MIN  
TYP  
18.1  
7.4  
5.2  
4.1  
2.9  
2.4  
19.1  
9.3  
6.6  
5.3  
3.8  
3.2  
12.1  
4.1  
2.9  
2.9  
1.8  
MAX  
MIN  
MAX  
0.8 V  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
4.3  
3.3  
2.6  
2
12.6  
8.5  
6.8  
4.7  
3.8  
2.7  
1
15.3  
10.2  
8.3  
t
Y
Y
Y
A
ns  
pd  
1.3  
1.1  
1
5.8  
1.7  
4.6  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
5.1  
4.1  
3.2  
2.5  
2.1  
15.9  
10.5  
8.7  
6
3.6  
2.5  
2.1  
1.6  
1.4  
19.2  
12.7  
10.3  
7.2  
t
en  
OE  
ns  
4.9  
5.9  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
2.4  
1.8  
1
6.9  
4.5  
4.3  
2.7  
3.2  
2.2  
1.7  
1.5  
1
7.7  
5.1  
4.7  
3.3  
4
t
OE  
ns  
dis  
1
1.2  
2.2  
1.1  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆꢌ ꢍ ꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅꢀ ꢒꢅꢓ ꢓ ꢏ ꢐ ꢈ ꢄꢔꢏ  
ꢍ ꢑꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌ ꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
switching characteristics over recommended operating free-air temperature range, C = 10 pF  
L
(unless otherwise noted) (see Figures 3 and 4)  
T
= −40°C  
TO 85°C  
A
T
A
= 25°C  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
CC  
UNIT  
MIN  
TYP  
20.5  
8.4  
5.9  
4.7  
3.4  
2.8  
21.8  
10.2  
7.3  
5.8  
4.3  
3.7  
13  
MAX  
MIN  
MAX  
0.8 V  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
4.6  
3.5  
3.9  
2.3  
2.1  
13.7  
9.3  
7.5  
5.3  
4.3  
3.6  
2.4  
1.3  
1.6  
1.4  
16.6  
11.1  
9.1  
t
Y
Y
Y
A or B  
ns  
pd  
6.4  
5.2  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
4.9  
3.9  
3.4  
2.5  
2.1  
16.8  
11.2  
9.2  
4.4  
3.3  
2.7  
2.1  
1.9  
20.2  
13.5  
11  
t
en  
OE  
ns  
6.4  
7.8  
5.4  
6.4  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
3.8  
2.2  
2.4  
1.3  
1.9  
6.6  
4.7  
4.4  
3.1  
11.7  
7.9  
6.4  
4.9  
5
1.2  
1.3  
2.2  
1.2  
1.9  
14  
9.3  
7.5  
5.4  
5.6  
t
OE  
ns  
dis  
3.4  
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢈꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆ ꢌꢍꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅ ꢀ ꢒꢅ ꢓꢓ ꢏꢐ ꢈ ꢄꢔ ꢏ  
ꢍꢑ ꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
switching characteristics over recommended operating free-air temperature range, C = 15 pF  
L
(unless otherwise noted) (see Figures 3 and 4)  
T
= −40°C  
TO 85°C  
A
T
A
= 25°C  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
CC  
UNIT  
MIN  
TYP  
22.5  
9.3  
6.6  
5.3  
3.9  
3.2  
25.2  
11.3  
8.1  
6.5  
4.8  
4.1  
14  
MAX  
MIN  
MAX  
0.8 V  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
5.8  
4.4  
3.5  
2.7  
2.4  
15.1  
10.2  
8.3  
4.3  
3
17.9  
12.1  
9.9  
7
t
Y
Y
Y
A or B  
ns  
pd  
2.3  
1.9  
1.8  
5.8  
4.7  
5.7  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
7
5.5  
4.3  
3.4  
2.9  
18.1  
12.2  
10.1  
7.1  
5.4  
4.1  
3.3  
2.6  
2.3  
21.4  
14.5  
12  
t
en  
OE  
ns  
8.4  
5.9  
6.9  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
3.7  
5.5  
3.3  
2.3  
2.4  
5.8  
3.9  
4.5  
3.2  
8.2  
5.9  
6.6  
4.3  
6.2  
3.3  
2.1  
2.9  
1.8  
3.1  
11  
8
t
OE  
ns  
dis  
7.4  
5.1  
6.7  
4.8  
8
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆꢌ ꢍ ꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅꢀ ꢒꢅꢓ ꢓ ꢏ ꢐ ꢈ ꢄꢔꢏ  
ꢍ ꢑꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌ ꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
switching characteristics over recommended operating free-air temperature range, C = 30 pF  
L
(unless otherwise noted) (see Figures 3 and 4)  
T
= −40°C  
TO 85°C  
A
T
A
= 25°C  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
UNIT  
CC  
MIN  
TYP  
29  
MAX  
MIN  
MAX  
0.8 V  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
7.4  
5.7  
4.8  
3.9  
3.5  
12  
18.7  
12.5  
10.1  
7.2  
6.6  
4.9  
3.1  
3.3  
3
21.4  
14.7  
12  
8.6  
6.9  
5.1  
4.8  
33.4  
14.1  
10.1  
8.1  
6.1  
5.2  
17.7  
10  
t
Y
Y
Y
A or B  
ns  
pd  
8.7  
7
6
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
8.8  
6.9  
5.6  
4.3  
3.7  
21.8  
14.6  
12  
7.4  
5.6  
4.7  
3.8  
3.4  
25.5  
17.4  
14.1  
10  
t
en  
OE  
ns  
8.5  
7.1  
8.3  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
5.8  
5.7  
4.5  
3.9  
3.3  
16  
10.9  
9.8  
3.7  
1
16  
10.7  
12.5  
9
7.7  
7.7  
5.6  
t
OE  
ns  
dis  
4.4  
3.2  
6.6  
7.4  
8.4  
10.7  
10.8  
operating characteristics, T = 25°C  
A
PARAMETER  
TEST CONDITIONS  
V
TYP  
3.8  
3.7  
3.7  
3.7  
3.9  
4
UNIT  
CC  
0.8 V  
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0.8 V  
Outputs enabled  
f = 10 MHz  
C
Power dissipation capacitance  
pF  
pd  
0
1.2 V 0.1 V  
1.5 V 0.1 V  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
0
0
Outputs disabled  
f = 10 MHz  
0
0
0
9
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢈꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆ ꢌꢍꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅ ꢀ ꢒꢅ ꢓꢓ ꢏꢐ ꢈ ꢄꢔ ꢏ  
ꢍꢑ ꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
PARAMETER MEASUREMENT INFORMATION  
(Propagation Delays, Setup and Hold Times, and Pulse Width)  
From Output  
Under Test  
C
L
1 MΩ  
(see Note A)  
LOAD CIRCUIT  
V = 1.2 V  
CC  
0.1 V  
V = 1.5 V  
CC  
0.1 V  
V = 1.8 V  
CC  
0.15 V  
V = 2.5 V  
CC  
0.2 V  
V = 3.3 V  
CC  
0.3 V  
V
CC  
= 0.8 V  
C
5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF  
L
V
M
V
CC  
/2  
V
CC  
/2  
V
CC  
/2  
V
CC  
/2  
V
CC  
/2  
V
CC  
/2  
V
I
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
t
w
V
CC  
V
CC  
/2  
V
CC  
/2  
Input  
V
I
0 V  
V
M
V
M
Input  
VOLTAGE WAVEFORMS  
PULSE DURATION  
0 V  
t
t
t
PHL  
PLH  
V
V
OH  
V
CC  
V
V
V
M
Output  
M
Timing Input  
Data Input  
V
CC  
/2  
OL  
0 V  
t
PHL  
PLH  
t
t
h
su  
V
V
OH  
V
CC  
V
M
M
Output  
V
CC  
/2  
V
CC  
/2  
OL  
0 V  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
NOTES: A.  
C includes probe and jig capacitance.  
L
B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t /t = 3 ns.  
O
r f  
C. The outputs are measured one at a time, with one transition per measurement.  
D. and t are the same as t  
E. All parameters and waveforms are not applicable to all devices.  
t
.
PLH  
PHL pd  
Figure 3. Load Circuit and Voltage Waveforms  
10  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢇꢉ ꢊ  
ꢋ ꢌꢍꢎꢆꢌ ꢍ ꢏꢐ ꢀꢑ ꢁꢈ ꢋ ꢏ ꢒꢅꢀ ꢒꢅꢓ ꢓ ꢏ ꢐ ꢈ ꢄꢔꢏ  
ꢍ ꢑꢔ ꢕ ꢖ ꢎꢀꢔꢄꢔ ꢏ ꢌ ꢅꢔ ꢆꢅ ꢔ  
SCES596D – JULY 2004 – REVISED JUNE 2005  
PARAMETER MEASUREMENT INFORMATION  
(Enable and Disable Times)  
2 × V  
CC  
S1  
5 kΩ  
From Output  
Under Test  
GND  
TEST  
S1  
t
/t  
2 × V  
GND  
C
PLZ PZL  
CC  
L
5 kΩ  
(see Note A)  
t
/t  
PHZ PZH  
LOAD CIRCUIT  
V = 1.2 V  
CC  
0.1 V  
V = 1.5 V  
CC  
0.1 V  
V
= 1.8 V  
V = 2.5 V  
CC  
0.2 V  
V = 3.3 V  
CC  
0.3 V  
CC  
V
CC  
= 0.8 V  
0.15 V  
C
5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF  
/2 /2 /2 /2 /2 /2  
L
V
M
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
V
CC  
0.1 V  
V
CC  
0.1 V  
V
CC  
0.1 V  
V
V
V
CC  
0.3 V  
I
CC  
0.15 V  
CC  
0.15 V  
V
V
CC  
Output  
Control  
V
CC  
/2  
V
CC  
/2  
0 V  
t
t
PZL  
PLZ  
+ V  
Output  
Waveform 1  
V
V
CC  
V
/2  
/2  
CC  
S1 at 2 × V  
(see Note B)  
V
V
CC  
OL  
OL  
t
t
PZH  
PHZ  
Output  
Waveform 2  
S1 at GND  
V
OH  
− V  
OH  
V
CC  
0 V  
(see Note B)  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A.  
C
includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t /t = 3 ns.  
O
r f  
D. The outputs are measured one at a time, with one transition per measurement.  
E.  
F.  
t
t
and t  
and t  
are the same as t  
.
dis  
PLZ  
PZL  
PHZ  
PZH  
are the same as t  
.
en  
G. All parameters and waveforms are not applicable to all devices.  
Figure 4. Load Circuit and Voltage Waveforms  
11  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
12-Sep-2005  
PACKAGING INFORMATION  
Orderable Device  
74AUP1G126DBVRE4  
74AUP1G126DBVTE4  
74AUP1G126DCKRE4  
74AUP1G126DCKTE4  
SN74AUP1G126DBVR  
SN74AUP1G126DBVT  
SN74AUP1G126DCKR  
SN74AUP1G126DCKT  
SN74AUP1G126DRLR  
SN74AUP1G126YZPR  
Status (1)  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
SOT-23  
DBV  
5
5
5
5
5
5
5
5
5
5
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SOT-23  
SC70  
DBV  
DCK  
DCK  
DBV  
DBV  
DCK  
DCK  
DRL  
YZP  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SC70  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SOT-23  
SOT-23  
SC70  
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
3000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SC70  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SOP  
4000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
WCSP  
3000  
Pb-Free  
(RoHS)  
SNAGCU  
Level-1-260C-UNLIM  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan  
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS  
&
no Sb/Br)  
-
please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 1  
MECHANICAL DATA  
MPDS025C – FEBRUARY 1997 – REVISED FEBRUARY 2002  
DCK (R-PDSO-G5)  
PLASTIC SMALL-OUTLINE PACKAGE  
0,30  
0,15  
M
0,10  
0,65  
5
4
0,13 NOM  
1,40 2,40  
1,10 1,80  
1
3
Gage Plane  
2,15  
1,85  
0,15  
0°–8°  
0,46  
0,26  
Seating Plane  
0,10  
1,10  
0,80  
0,10  
0,00  
4093553-2/D 01/02  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion.  
D. Falls within JEDEC MO-203  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2005, Texas Instruments Incorporated  

相关型号:

SN74AUP1G126DRLR

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATS OUTPUT
TI

SN74AUP1G126DRYR

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
TI

SN74AUP1G126DSFR

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
TI

SN74AUP1G126YEPR

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATS OUTPUT
TI

SN74AUP1G126YFPR

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
TI

SN74AUP1G126YZPR

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATS OUTPUT
TI

SN74AUP1G126_10

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
TI

SN74AUP1G14

LOW POWER SINGLE SCHMITT TRIGGER INVERTER
TI

SN74AUP1G14DBVR

LOW POWER SINGLE SCHMITT TRIGGER INVERTER
TI

SN74AUP1G14DBVRE4

LOW-POWER SINGLE SCHMITT-TRIGGER INVERTER
TI

SN74AUP1G14DBVRG4

LOW-POWER SINGLE SCHMITT-TRIGGER INVERTER
TI

SN74AUP1G14DBVT

LOW POWER SINGLE SCHMITT TRIGGER INVERTER
TI