SN74CBT3253PW [TI]

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER; 1 -OF- 4双FET的复用器/解复用器
SN74CBT3253PW
型号: SN74CBT3253PW
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
1 -OF- 4双FET的复用器/解复用器

解复用器 逻辑集成电路 光电二极管
文件: 总5页 (文件大小:80K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN74CBT3253  
DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER  
SCDS018I – MAY 1995 – REVISED MAY 1998  
D, DB, DBQ, DGV, OR PW PACKAGE  
(TOP VIEW)  
Functionally Equivalent to QS3253  
5-Switch Connection Between Two Ports  
TTL-Compatible Input Levels  
V
1OE  
S1  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC  
2OE  
S0  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB, DBQ), Thin Very Small-Outline (DGV),  
and Thin Shrink Small-Outline (PW)  
Packages  
1B4  
1B3  
1B2  
1B1  
1A  
2B4  
2B3  
2B2  
2B1  
2A  
description  
GND  
The SN74CBT3253 is a dual 1-of-4 high-speed  
TTL-compatible FET multiplexer/demultiplexer.  
The low on-state resistance of the switch allows  
connections to be made with minimal propagation  
delay.  
1OE, 2OE, S0, and S1 select the appropriate  
B output for the A-input data.  
The SN74CBT3253 is characterized for operation  
from –40°C to 85°C.  
FUNCTION TABLE  
(each multiplexer/demultiplexer)  
INPUTS  
FUNCTION  
OE  
L
S1  
L
S0  
L
A port = B1 port  
A port = B2 port  
A port = B3 port  
A port = B4 port  
Disconnect  
L
L
H
L
L
H
H
X
L
H
X
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN74CBT3253  
DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER  
SCDS018I – MAY 1995 – REVISED MAY 1998  
logic diagram (positive logic)  
6
5
7
1A  
1B1  
1B2  
4
3
1B3  
1B4  
2B1  
10  
9
2A  
11  
12  
13  
2B2  
2B3  
2B4  
14  
S0  
2
S1  
1
1OE  
15  
2OE  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V  
I
Continuous channel current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50 mA  
K
I/O  
Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W  
JA  
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131°C/W  
DBQ package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139°C/W  
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN74CBT3253  
DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER  
SCDS018I – MAY 1995 – REVISED MAY 1998  
recommended operating conditions (see Note 3)  
MIN  
4
MAX  
UNIT  
V
V
V
V
Supply voltage  
5.5  
CC  
IH  
IL  
High-level control input voltage  
Low-level control input voltage  
Operating free-air temperature  
2
V
0.8  
85  
V
T
A
–40  
°C  
NOTE 3: All unused control inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
PARAMETER  
TEST CONDITIONS  
I = –18 mA  
MIN TYP  
MAX  
–1.2  
±1  
UNIT  
V
V
V
V
V
V
= 4.5 V,  
= 5 V,  
IK  
CC  
CC  
CC  
CC  
I
I
I
V = 5.5 V or GND  
I
µA  
µA  
mA  
pF  
I
= 5.5 V,  
= 5.5 V,  
I
O
= 0,  
V = V  
I
or GND  
3
CC  
CC  
I  
CC  
Control inputs  
One input at 3.4 V,  
Other inputs at V  
or GND  
2.5  
CC  
C
Control inputs V = 3 V or 0  
I
3.5  
10  
4
i
A port  
C
V
O
= 3 V or 0,  
pF  
OE = V  
CC  
io(OFF)  
§
B port  
V
= 4 V,  
CC  
V
I
= 2.4 V,  
I = 15 mA  
I
TYP at V  
= 4 V  
CC  
I = 64 mA  
I
5
5
7
7
r
on  
V
V
= 0  
I
V
CC  
= 4.5 V  
I = 30 mA  
I
= 2.4 V,  
I = 15 mA  
I
10  
15  
I
§
All typical values are at V  
= 5 V (unless otherwise noted), T = 25°C.  
A
CC  
This is the increase in supply current for each input that is at the specified TTL voltage level rather than V  
or GND.  
CC  
Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined  
by the lower voltage of the two (A or B) terminals.  
switching characteristics over recommended operating free-air temperature range, C = 50 pF  
L
(unless otherwise noted) (see Figure 1)  
V
= 5 V  
CC  
± 0.5 V  
V
= 4 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
CC  
PARAMETER  
UNIT  
MIN  
MAX  
MIN  
MAX  
0.25  
6.2  
A or B  
B or A  
A or B  
0.35  
6.6  
7.1  
7.3  
7.9  
ns  
ns  
t
pd  
t
pd  
S
S
1.6  
1.3  
1.4  
1.1  
6.3  
t
A or B  
A or B  
ns  
ns  
en  
6.4  
OE  
S
7.4  
t
dis  
7.3  
2.3  
7
OE  
Thepropagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when  
driven by an ideal voltage source (zero output impedance).  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN74CBT3253  
DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER  
SCDS018I – MAY 1995 – REVISED MAY 1998  
PARAMETER MEASUREMENT INFORMATION  
7 V  
Open  
GND  
TEST  
S1  
S1  
t
pd  
Open  
7 V  
500 Ω  
From Output  
Under Test  
t
/t  
PLZ PZL  
t
/t  
Open  
PHZ PZH  
C
= 50 pF  
L
500 Ω  
(see Note A)  
3 V  
0 V  
Output  
Control  
(low-level  
enabling)  
1.5 V  
1.5 V  
LOAD CIRCUIT  
t
t
t
PLZ  
PZL  
Output  
Waveform 1  
S1 at 7 V  
3.5 V  
3 V  
0 V  
1.5 V  
Input  
V
+ 0.3 V  
1.5 V  
1.5 V  
OL  
(see Note B)  
V
OL  
OH  
t
t
t
PHL  
PZH  
PHZ  
PLH  
Output  
Waveform 2  
S1 at Open  
(see Note B)  
V
V
V
OH  
V
– 0.3 V  
OH  
1.5 V  
Output  
1.5 V  
1.5 V  
0 V  
OL  
VOLTAGE WAVEFORMS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
PROPAGATION DELAY TIMES  
C includes probe and jig capacitance.  
L
NOTES: A.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2.5 ns, t 2.5 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
PHL  
are the same as t  
.
dis  
PLZ  
PZL  
PLH  
PHZ  
PZH  
are the same as t  
.
en  
are the same as t .  
pd  
Figure 1. Load Circuit and Voltage Waveforms  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue  
any product or service without notice, and advise customers to obtain the latest version of relevant information  
to verify, before placing orders, that information being relied on is current and complete. All products are sold  
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those  
pertaining to warranty, patent infringement, and limitation of liability.  
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent  
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily  
performed, except those mandated by government requirements.  
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF  
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL  
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR  
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER  
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO  
BE FULLY AT THE CUSTOMER’S RISK.  
In order to minimize risks associated with the customer’s applications, adequate design and operating  
safeguards must be provided by the customer to minimize inherent or procedural hazards.  
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent  
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other  
intellectual property right of TI covering or relating to any combination, machine, or process in which such  
semiconductor products or services might be or are used. TI’s publication of information regarding any third  
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.  
Copyright 1998, Texas Instruments Incorporated  

相关型号:

SN74CBT3253PWE4

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253PWG4

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253PWLE

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253PWR

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253PWRE4

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253PWRG4

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253RGYR

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253RGYRG4

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3253_07

DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3257

4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBT3257C

4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION
TI

SN74CBT3257CD

4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION
TI