SN74CBTLV3251DWR [TI]

CBTLV/3B SERIES, 1 LINE TO 8 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PDSO16, PLASTIC, SOIC-16;
SN74CBTLV3251DWR
型号: SN74CBTLV3251DWR
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

CBTLV/3B SERIES, 1 LINE TO 8 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PDSO16, PLASTIC, SOIC-16

光电二极管 输出元件 逻辑集成电路
文件: 总19页 (文件大小:906K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ ꢋꢌ  
ꢇꢍ ꢎꢏꢈꢍ ꢇꢆꢐꢑ ꢒ ꢌ ꢏꢍ ꢓꢏ ꢔ ꢓ ꢒꢆ ꢕ ꢖꢇꢆ ꢗꢘ ꢇꢒ ꢙꢒꢚꢛ ꢜꢒꢕ ꢖꢇꢆꢗ ꢘ ꢇꢒ ꢙꢒ ꢚ  
SCDS054I − MARCH 1998 − REVISED OCTOBER 2003  
D
D
D
5-Switch Connection Between Two Ports  
Rail-to-Rail Switching on Data I/O Ports  
D
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
I
Supports Partial-Power-Down Mode  
off  
Operation  
D, DBQ, DGV, OR PW PACKAGE  
(TOP VIEW)  
RGY PACKAGE  
(TOP VIEW)  
V
B4  
B3  
B2  
B1  
A
NC  
OE  
GND  
1
2
3
4
5
6
7
8
16  
CC  
15 B5  
14 B6  
13 B7  
12 B8  
1
16  
B3  
B2  
B1  
A
NC  
OE  
15  
14  
13  
12  
11  
10  
2
3
4
5
6
7
B5  
B6  
B7  
B8  
S0  
S1  
11  
10  
9
S0  
S1  
S2  
8
9
NC − No internal connection  
NC − No internal connection  
description/ordering information  
The SN74CBTLV3251 device is a 1-of-8 high-speed FET multiplexer/demultiplexer. The low on-state resistance  
of the switch allows connections to be made with minimal propagation delay.  
The select inputs (S0, S1, S2) control the data flow. The FET multiplexers/demultiplexers are disabled when  
the output-enable (OE) input is high.  
This device is fully specified for partial-power-down applications using I . The I feature ensures that  
off  
off  
damaging current will not backflow through the device when it is powered down. The device has isolation during  
power off.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
QFN − RGY  
SOIC − D  
Tape and reel  
SN74CBTLV3251RGYR  
SN74CBTLV3251D  
CL251  
Tube  
CBTLV3251  
Tape and reel  
SN74CBTLV3251DR  
SN74CBTLV3251DBQR  
SN74CBTLV3251PWR  
SN74CBTLV3251DGVR  
−40°C to 85°C  
SSOP (QSOP) − DBQ Tape and reel  
CL251  
CL251  
CL251  
TSSOP − PW  
TVSOP − DGV  
Tape and reel  
Tape and reel  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢆꢨ  
Copyright 2003, Texas Instruments Incorporated  
ꢤ ꢨ ꢥ ꢤꢝ ꢞꢲ ꢠꢟ ꢣ ꢫꢫ ꢩꢣ ꢡ ꢣ ꢢ ꢨ ꢤ ꢨ ꢡ ꢥ ꢭ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢇꢈꢉ ꢊ ꢋꢌ  
ꢇ ꢍꢎꢏꢈ ꢍꢇꢆꢐ ꢑꢒ ꢌ ꢏꢍ ꢓꢏꢔ ꢓꢒ ꢆ ꢕꢖ ꢇꢆꢗ ꢘ ꢇ ꢒꢙꢒ ꢚꢛꢜ ꢒꢕ ꢖꢇꢆ ꢗꢘ ꢇꢒ ꢙꢒꢚ  
SCDS054I − MARCH 1998 − REVISED OCTOBER 2003  
FUNCTION TABLE  
INPUTS  
FUNCTION  
OE  
L
S2  
S1  
L
S0  
L
L
L
A port = B1 port  
A port = B2 port  
A port = B3 port  
A port = B4 port  
A port = B5 port  
A port = B6 port  
A port = B7 port  
A port = B8 port  
Disconnect  
L
L
H
L
L
L
H
H
L
L
L
H
L
L
H
H
H
H
X
L
L
H
L
L
H
H
X
L
H
X
H
logic diagram (positive logic)  
5
4
3
A
B1  
B2  
SW  
SW  
2
SW  
B3  
B4  
B5  
1
SW  
15  
14  
13  
SW  
SW  
B6  
B7  
B8  
SW  
12  
SW  
11  
S0  
10  
S1  
9
S2  
7
OE  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ ꢋꢌ  
ꢇꢍ ꢎꢏꢈꢍ ꢇꢆꢐꢑ ꢒ ꢌ ꢏꢍ ꢓꢏ ꢔ ꢓ ꢒꢆ ꢕ ꢖꢇꢆ ꢗꢘ ꢇꢒ ꢙꢒꢚꢛ ꢜꢒꢕ ꢖꢇꢆꢗ ꢘ ꢇꢒ ꢙꢒ ꢚ  
SCDS054I − MARCH 1998 − REVISED OCTOBER 2003  
simplified schematic, each FET switch  
A
B
(OE)  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V  
I
Continuous channel current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
K
I/O  
Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73°C/W  
JA  
(see Note 2): DBQ package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90°C/W  
(see Note 2): DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120°C/W  
(see Note 2): PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108°C/W  
(see Note 3): RGY package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
3. The package thermal impedance is calculated in accordance with JESD 51-5.  
recommended operating conditions (see Note 4)  
MIN  
2.3  
1.7  
2
MAX  
UNIT  
V
V
Supply voltage  
3.6  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2.3 V to 2.7 V  
= 2.7 V to 3.6 V  
= 2.3 V to 2.7 V  
= 2.7 V to 3.6 V  
High-level control input voltage  
V
IH  
0.7  
0.8  
85  
V
IL  
Low-level control input voltage  
Operating free-air temperature  
V
T
A
−40  
°C  
NOTE 4: All unused control inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢇꢈꢉ ꢊ ꢋꢌ  
ꢇ ꢍꢎꢏꢈ ꢍꢇꢆꢐ ꢑꢒ ꢌ ꢏꢍ ꢓꢏꢔ ꢓꢒ ꢆ ꢕꢖ ꢇꢆꢗ ꢘ ꢇ ꢒꢙꢒ ꢚꢛꢜ ꢒꢕ ꢖꢇꢆ ꢗꢘ ꢇꢒ ꢙꢒꢚ  
SCDS054I − MARCH 1998 − REVISED OCTOBER 2003  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
PARAMETER  
TEST CONDITIONS  
I = −18 mA  
MIN TYP  
MAX  
−1.2  
1
UNIT  
V
V
IK  
V
V
V
V
V
= 3 V,  
CC  
CC  
CC  
CC  
CC  
I
I
I
I
= 3.6 V,  
= 0,  
V = V  
I CC  
or GND  
µA  
µA  
µA  
µA  
pF  
I
V or V = 0 to 3.6 V  
20  
off  
I
O
= 3.6 V,  
= 3.6 V,  
I
O
= 0,  
V = V  
I CC  
or GND  
10  
CC  
I  
CC  
Control inputs  
One input at 3 V,  
Other inputs at V  
CC  
or GND  
300  
C
Control inputs V = 3 V or 0  
I
3
i
A port  
40.5  
6
C
V
O
= 3 V or 0,  
pF  
OE = V  
CC  
io(OFF)  
B port  
I = 64 mA  
5
8
8
I
V = 0  
I
V
= 2.3 V,  
CC  
I = 24 mA  
I
5
TYP at V  
CC  
= 2.5 V  
V = 1.7 V,  
I
I = 15 mA  
I
27  
40  
§
on  
r
I = 64 mA  
5
5
7
7
I
V = 0  
I
V
CC  
= 3 V  
I = 24 mA  
I
V = 2.4 V,  
I
I = 15 mA  
I
10  
15  
§
All typical values are at V  
CC  
= 3.3 V (unless otherwise noted), T = 25°C.  
This is the increase in supply current for each input that is at the specified voltage level, rather than V  
A
or GND.  
CC  
Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined  
by the lower of the voltages of the two (A or B) terminals.  
switching characteristics over recommended operating free-air temperature range (unless  
otherwise noted) (see Figure 1)  
V
= 2.5 V  
V
= 3.3 V  
CC  
0.2 V  
CC  
0.3 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN MAX  
MIN MAX  
A or B  
B or A  
A
0.15  
6.1  
4.1  
3.5  
5.2  
6.7  
0.25  
5.3  
3.6  
3.3  
4.5  
7.2  
t
pd  
ns  
S
1
1
1
1
1
1
1
1
1
1
t
t
t
t
B
ns  
ns  
ns  
ns  
S
en  
dis  
en  
dis  
B
S
A or B  
A or B  
OE  
OE  
The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when  
driven by an ideal voltage source (zero output impedance).  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ ꢋꢌ  
ꢇꢍ ꢎꢏꢈꢍ ꢇꢆꢐꢑ ꢒ ꢌ ꢏꢍ ꢓꢏ ꢔ ꢓ ꢒꢆ ꢕ ꢖꢇꢆ ꢗꢘ ꢇꢒ ꢙꢒꢚꢛ ꢜꢒꢕ ꢖꢇꢆꢗ ꢘ ꢇꢒ ꢙꢒ ꢚ  
SCDS054I − MARCH 1998 − REVISED OCTOBER 2003  
PARAMETER MEASUREMENT INFORMATION  
2 × V  
CC  
TEST  
S1  
S1  
t
/t  
Open  
Open  
R
PLH PHL  
L
From Output  
Under Test  
t
/t  
2 × V  
CC  
GND  
PLZ PZL  
GND  
t
/t  
PHZ PZH  
C
L
R
L
(see Note A)  
C
V
R
V
CC  
L
L
2.5 V 0.2 V  
3.3 V 0.3 V  
500 Ω  
500 Ω  
0.15 V  
0.3 V  
30 pF  
50 pF  
LOAD CIRCUIT  
V
CC  
Timing Input  
V
CC  
/2  
0 V  
t
w
t
t
h
su  
V
CC  
V
CC  
V
CC  
/2  
V
CC  
/2  
Input  
V
CC  
/2  
V
CC  
/2  
Data Input  
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
V
V
CC  
CC  
Output  
Control  
V
CC  
/2  
V
CC  
/2  
V
CC  
/2  
V
/2  
Input  
CC  
0 V  
V
0 V  
t
t
t
t
t
PZL  
PLZ  
+ V  
PHL  
PLH  
Output  
Waveform 1  
V
V
OH  
CC  
V
V
/2  
/2  
V
CC  
/2  
V
CC  
/2  
/2  
Output  
CC  
S1 at 2 × V  
(see Note B)  
CC  
V
OL  
V
OL  
OL  
t
t
t
PHL  
PLH  
/2  
PZH  
PHZ  
− V  
Output  
Waveform 2  
S1 at GND  
V
V
V
OH  
OH  
V
OH  
V
CC  
V
CC  
CC  
Output  
0 V  
(see Note B)  
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A.  
C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2 ns, t 2 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
.
PLZ  
PZL  
PLH  
PHZ  
PZH  
PHL  
dis  
are the same as t  
en  
are the same as t .  
pd  
H. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
16-Aug-2012  
PACKAGING INFORMATION  
Status (1)  
Eco Plan (2)  
MSL Peak Temp (3)  
Samples  
Orderable Device  
Package Type Package  
Drawing  
Pins  
Package Qty  
Lead/  
Ball Finish  
(Requires Login)  
74CBTLV3251DBQRE4  
74CBTLV3251DBQRG4  
74CBTLV3251DGVRE4  
74CBTLV3251DGVRG4  
74CBTLV3251PWRE4  
74CBTLV3251PWRG4  
74CBTLV3251RGYRG4  
SN74CBTLV3251D  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SSOP  
SSOP  
TVSOP  
TVSOP  
TSSOP  
TSSOP  
VQFN  
SOIC  
DBQ  
DBQ  
DGV  
DGV  
PW  
PW  
RGY  
D
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
2500  
2500  
2000  
2000  
2000  
2000  
3000  
40  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU Level-2-260C-1 YEAR  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU Level-2-260C-1 YEAR  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-2-260C-1 YEAR  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-2-260C-1 YEAR  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-1-260C-UNLIM  
CU NIPDAU Level-2-260C-1 YEAR  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
SN74CBTLV3251DBQR  
SN74CBTLV3251DE4  
SN74CBTLV3251DG4  
SN74CBTLV3251DGVR  
SN74CBTLV3251DR  
SSOP  
SOIC  
DBQ  
D
2500  
40  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
SOIC  
D
40  
Green (RoHS  
& no Sb/Br)  
TVSOP  
SOIC  
DGV  
D
2000  
2500  
2500  
2500  
2000  
3000  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
SN74CBTLV3251DRE4  
SN74CBTLV3251DRG4  
SN74CBTLV3251PWR  
SN74CBTLV3251RGYR  
SOIC  
D
Green (RoHS  
& no Sb/Br)  
SOIC  
D
Green (RoHS  
& no Sb/Br)  
TSSOP  
VQFN  
PW  
RGY  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
16-Aug-2012  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
14-Jul-2012  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
SN74CBTLV3251DGVR TVSOP  
SN74CBTLV3251DR SOIC  
SN74CBTLV3251PWR TSSOP  
SN74CBTLV3251RGYR VQFN  
DGV  
D
16  
16  
16  
16  
2000  
2500  
2000  
3000  
330.0  
330.0  
330.0  
330.0  
12.4  
16.4  
12.4  
12.4  
6.8  
6.5  
6.9  
3.8  
4.0  
10.3  
5.6  
1.6  
2.1  
1.6  
1.5  
8.0  
8.0  
8.0  
8.0  
12.0  
16.0  
12.0  
12.0  
Q1  
Q1  
Q1  
Q1  
PW  
RGY  
4.3  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
14-Jul-2012  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SPQ  
Length (mm) Width (mm) Height (mm)  
SN74CBTLV3251DGVR  
SN74CBTLV3251DR  
TVSOP  
SOIC  
DGV  
D
16  
16  
16  
16  
2000  
2500  
2000  
3000  
367.0  
333.2  
367.0  
367.0  
367.0  
345.9  
367.0  
367.0  
35.0  
28.6  
35.0  
35.0  
SN74CBTLV3251PWR  
SN74CBTLV3251RGYR  
TSSOP  
VQFN  
PW  
RGY  
Pack Materials-Page 2  
MECHANICAL DATA  
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000  
DGV (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
24 PINS SHOWN  
0,23  
0,13  
M
0,07  
0,40  
24  
13  
0,16 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
0°ā8°  
0,75  
1
12  
0,50  
A
Seating Plane  
0,08  
0,15  
0,05  
1,20 MAX  
PINS **  
14  
16  
20  
24  
38  
48  
56  
DIM  
A MAX  
A MIN  
3,70  
3,50  
3,70  
3,50  
5,10  
4,90  
5,10  
4,90  
7,90  
7,70  
9,80  
9,60  
11,40  
11,20  
4073251/E 08/00  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
D. Falls within JEDEC: 24/48 Pins – MO-153  
14/16/20/56 Pins – MO-194  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All  
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time  
of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which  
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such  
components to meet such requirements.  
Products  
Audio  
Applications  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
www.ti.com/security  
Medical  
Logic  
Security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense www.ti.com/space-avionics-defense  
microcontroller.ti.com  
www.ti-rfid.com  
Video and Imaging  
www.ti.com/video  
OMAP Mobile Processors www.ti.com/omap  
Wireless Connectivity www.ti.com/wirelessconnectivity  
TI E2E Community  
e2e.ti.com  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2012, Texas Instruments Incorporated  

相关型号:

SN74CBTLV3251PW

LOW-VOLTAGE 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3251PWR

LOW-VOLTAGE 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3251RGYR

LOW-VOLTAGE 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3251_07

LOW-VOLTAGE 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253D

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253DBQ

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253DBQR

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253DE4

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253DG4

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253DGV

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI

SN74CBTLV3253DGVR

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER
TI