SN74HCT74DBR [TI]
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET; 双D型上升沿触发的触发器具有清零和预设
| 型号： | SN74HCT74DBR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET |
| 文件： | 总15页 (文件大小：533K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢃ ꢈ ꢀꢁꢇ ꢃꢄ ꢅꢆ ꢇꢃ
ꢉꢊꢋ ꢌ ꢉꢍꢆ ꢎꢏ ꢐ ꢏꢑ ꢀꢒ ꢆ ꢒꢓꢐ ꢍꢐꢉꢔ ꢐꢍꢆ ꢕꢒ ꢔ ꢔꢐ ꢕꢐꢉ ꢖ ꢌꢒ ꢏ ꢍꢖ ꢌꢑ ꢏꢀ
ꢗ ꢒꢆ ꢄ ꢅꢌ ꢐꢋꢕ ꢋꢁꢉ ꢏ ꢕꢐ ꢀ ꢐꢆ
SCLS169E − DECEMBER 1982 − REVISED APRIL 2004
SN54HCT74 . . . J OR W PACKAGE
SN74HCT74 . . . D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
D
D
D
Operating Voltage Range of 4.5 V to 5.5 V
Outputs Can Drive Up To 10 LSTTL Loads
Low Power Consumption, 40-µA Max I
CC
1
2
3
4
5
6
7
1CLR
1D
V
CC
13 2CLR
14
Typical t = 17 ns
pd
4-mA Output Drive at 5 V
12
11
10
9
1CLK
1PRE
1Q
2D
Low Input Current of 1 µA Max
Inputs Are TTL-Voltage Compatible
2CLK
2PRE
2Q
1Q
description/ordering information
8
GND
2Q
The ’HCT74 devices contain two independent
D-type positive-edge-triggered flip-flops. A low
level at the preset (PRE) or clear (CLR) inputs sets
or resets the outputs, regardless of the levels of
the other inputs. When PRE and CLR are inactive
(high), data at the data (D) input meeting the setup
time requirements are transferred to the outputs
on the positive-going edge of the clock (CLK)
pulse. Clock triggering occurs at a voltage level
and is not directly related to the rise time of CLK.
Following the hold-time interval, data at the
D input may be changed without affecting the
levels at the outputs.
SN54HCT74 . . . FK PACKAGE
(TOP VIEW)
3
2
1
20 19
18
2D
1CLK
NC
4
5
6
7
8
NC
17
16
2CLK
1PRE
NC
15 NC
14
9 10 11 12 13
2PRE
1Q
NC − No internal connection
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
SOIC − D
Tube of 25
Tube of 50
Reel of 2500
Reel of 250
Reel of 2000
Reel of 2000
Tube of 90
Reel of 2000
Reel of 250
Tube of 25
Tube of 150
Tube of 55
SN74HCT74N
SN74HCT74N
SN74HCT74D
SN74HCT74DR
SN74HCT74DT
SN74HCT74NSR
SN74HCT74DBR
SN74HCT74PW
SN74HCT74PWR
SN74HCT74PWT
SNJ54HCT74J
HCT74
SOP − NS
HCT74
HT74
−40°C to 85°C
SSOP − DB
TSSOP − PW
HT74
CDIP − J
CFP − W
LCCC − FK
SNJ54HCT74J
SNJ54HCT74W
SNJ54HCT74FK
−55°C to 125°C
SNJ54HCT74W
SNJ54HCT74FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2004, Texas Instruments Incorporated
ꢊ ꢁ ꢌꢐꢀꢀ ꢑ ꢆꢄ ꢐꢕꢗ ꢒꢀ ꢐ ꢁ ꢑꢆꢐꢉ ꢘꢙ ꢚꢛ ꢜꢝꢞ ꢟꢠꢡ ꢢꢘ ꢞꢝ ꢢꢘꢣ ꢚꢢꢛ ꢏꢕ ꢑ ꢉ ꢊ ꢅꢆ ꢒꢑ ꢁ
ꢘ
ꢉ
ꢋ
ꢆ
ꢋ
ꢚ
ꢢ
ꢤ
ꢝ
ꢥ
ꢠ
ꢣ
ꢘ
ꢚ
ꢝ
ꢢ
ꢞ
ꢟ
ꢥ
ꢥ
ꢡ
ꢢ
ꢘ
ꢣ
ꢛ
ꢝ
ꢤ
ꢦ
ꢟ
ꢧ
ꢨ
ꢚ
ꢞ
ꢣ
ꢘ
ꢚ
ꢝ
ꢢ
ꢜ
ꢣ
ꢡ
ꢩ
ꢏ
ꢥ
ꢝ
ꢜ
ꢟ
ꢞ
ꢘ
ꢛ
ꢞ
ꢝ
ꢢ
ꢤ
ꢝ
ꢥ
ꢠ
ꢘ
ꢝ
ꢛ
ꢦ
ꢡ
ꢞ
ꢚ
ꢤ
ꢚ
ꢞ
ꢣ
ꢘ
ꢚ
ꢝ
ꢢ
ꢛ
ꢦ
ꢡ
ꢥ
ꢘ
ꢙ
ꢡ
ꢘ
ꢡ
ꢥ
ꢠ
ꢛ
ꢝ
ꢤ
ꢆ
ꢡ
ꢪ
ꢣ
ꢛ
ꢒ
ꢢ
ꢛ
ꢘ
ꢥ
ꢟ
ꢠ
ꢡ
ꢢ
ꢘ
ꢛ
ꢛ
ꢘ
ꢣ
ꢢ
ꢜ
ꢣ
ꢥ
ꢜ
ꢫ
ꢣ
ꢥ
ꢥ
ꢣ
ꢢ
ꢘ
ꢬ
ꢩ
ꢏ
ꢥ
ꢝ
ꢜ
ꢟ
ꢞ
ꢘ
ꢚ
ꢝ
ꢢ
ꢦꢣ ꢥ ꢣ ꢠ ꢡ ꢘ ꢡ ꢥ ꢛ ꢩ
ꢦ
ꢥ
ꢝ
ꢞ
ꢡ
ꢛ
ꢛ
ꢚ
ꢢ
ꢭ
ꢜ
ꢝ
ꢡ
ꢛ
ꢢ
ꢝ
ꢘ
ꢢ
ꢡ
ꢞ
ꢡ
ꢛ
ꢛ
ꢣ
ꢥ
ꢚ
ꢨ
ꢬ
ꢚ
ꢢ
ꢞ
ꢨ
ꢟ
ꢜ
ꢡ
ꢘ
ꢡ
ꢛ
ꢘ
ꢚ
ꢢ
ꢭ
ꢝ
ꢤ
ꢣ
ꢨ
ꢨ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢇꢃ ꢈ ꢀꢁꢇ ꢃ ꢄꢅ ꢆꢇ ꢃ
ꢉ ꢊꢋꢌ ꢉ ꢍꢆ ꢎꢏꢐ ꢏꢑ ꢀꢒ ꢆ ꢒ ꢓꢐ ꢍꢐ ꢉꢔ ꢐꢍꢆ ꢕꢒ ꢔ ꢔꢐ ꢕꢐꢉ ꢖ ꢌꢒ ꢏꢍꢖ ꢌ ꢑ ꢏꢀ
ꢗꢒ ꢆ ꢄ ꢅ ꢌ ꢐꢋ ꢕ ꢋꢁ ꢉ ꢏ ꢕꢐ ꢀꢐ ꢆ
SCLS169E − DECEMBER 1982 − REVISED APRIL 2004
FUNCTION TABLE
INPUTS
OUTPUT
PRE
CLR
H
CLK
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
L
L
X
H
†
†
H
L
X
H
H
H
H
H
°
H
L
L
H
°
H
H
L
X
Q
Q
0
0
†
This configuration is nonstable; that is, it does not
persist when PRE or CLR returns to its inactive
(high) level.
logic diagram (positive logic)
PRE
C
CLK
C
C
Q
TG
C
TG
C
C
C
C
D
TG
C
TG
C
Q
CLR
‡
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
CC
I
Input clamp current, I (V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
IK
I
CC
Output clamp current, I
(V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
OK
O O CC
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA
Continuous current through V
O
O
CC
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W
JA
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
stg
‡
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢃ ꢈ ꢀꢁ ꢇꢃ ꢄꢅ ꢆꢇ ꢃ
ꢉꢊꢋ ꢌ ꢉꢍꢆ ꢎꢏ ꢐ ꢏꢑ ꢀꢒ ꢆ ꢒꢓꢐ ꢍꢐꢉꢔ ꢐꢍꢆ ꢕꢒ ꢔ ꢔꢐ ꢕꢐꢉ ꢖ ꢌ ꢒꢏ ꢍ ꢖꢌꢑ ꢏ ꢀ
ꢗ ꢒꢆ ꢄ ꢅꢌ ꢐꢋꢕ ꢋꢁꢉ ꢏ ꢕꢐ ꢀ ꢐꢆ
SCLS169E − DECEMBER 1982 − REVISED APRIL 2004
recommended operating conditions (see Note 3)
SN54HCT74
MIN NOM
SN74HCT74
MIN NOM
UNIT
MAX
MAX
V
V
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
IH
IL
I
High-level input voltage
Low-level input voltage
Input voltage
V
V
= 4.5 V to 5.5 V
= 4.5 V to 5.5 V
CC
0.8
0.8
V
CC
0
0
V
V
0
0
V
V
V
CC
CC
Output voltage
V
O
CC
CC
∆t/∆v
Input transition rise/fall time
Operating free-air temperature
500
125
500
85
ns
°C
T
A
−55
−40
NOTE 3: All unused inputs of the device must be held at V
or GND to ensure proper device operation. Refer to the TI application report,
CC
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
T
= 25°C
SN54HCT74
SN74HCT74
A
PARAMETER
TEST CONDITIONS
V
UNIT
V
CC
MIN
TYP
MAX
MIN
4.4
MAX
MIN
4.4
MAX
I
I
I
I
= −20 µA
= −4 mA
= 20 µA
= 4 mA
4.4 4.499
OH
OH
OL
OL
V
V = V or V
IH
4.5 V
4.5 V
OH
OL
I
IL
3.98
4.3
0.001
0.17
0.1
3.7
3.84
0.1
0.26
100
4
0.1
0.4
0.1
0.33
1000
40
V
V = V or V
V
I
IH
IL
I
I
V = V
I
or 0
5.5 V
5.5 V
1000
80
nA
I
CC
V = V
I
or 0,
I
O
= 0
µA
CC
CC
One input at 0.5 V or 2.4 V,
Other inputs at 0 or V
†
5.5 V
1.4
3
2.4
10
3
2.9
10
mA
pF
∆I
CC
CC
4.5 V
to 5.5 V
C
10
i
†
This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V
.
CC
timing requirements over recommended operating free-air temperature range (unless otherwise
noted)
T
= 25°C
SN54HCT74
SN74HCT74
A
V
UNIT
CC
MIN
MAX
27
MIN
MAX
18
MIN
MAX
22
4.5 V
5.5 V
4.5 V
5.5 V
4.5 V
5.5 V
4.5 V
5.5 V
4.5 V
5.5 V
4.5 V
5.5 V
f
t
Clock frequency
Pulse duration
MHz
clock
30
20
24
16
14
18
16
12
11
0
24
21
27
24
18
16
0
20
18
23
21
15
14
0
PRE or CLR low
CLK high or low
Data
ns
w
t
t
Setup time before CLK↑
ns
ns
su
PRE or CLR inactive
0
0
0
0
0
0
Hold time, data after CLK↑
h
0
0
0
ꢏ
ꢕ
ꢑ
ꢉ
ꢊ
ꢅ
ꢆ
ꢏ
ꢕ
ꢐ
ꢓ
ꢒ
ꢐ
ꢗ
ꢚ
ꢢ
ꢤ
ꢝ
ꢥ
ꢠ
ꢣ
ꢘ
ꢚ
ꢝ
ꢢ
ꢞ
ꢝ
ꢢ
ꢞ
ꢡ
ꢥ
ꢢ
ꢛ
ꢦ
ꢥ
ꢝ
ꢜ
ꢟ
ꢞꢘ
ꢛ
ꢚ
ꢢ
ꢘ
ꢙ
ꢡ
ꢤ
ꢝ
ꢥꢠ
ꢣ
ꢘ
ꢚ
ꢮ
ꢡ
ꢝ
ꢥ
ꢜ
ꢡ
ꢛ
ꢡ
ꢣ
ꢚ
ꢞ
ꢢ
ꢭ
ꢢ
ꢦ
ꢙ
ꢢ
ꢜ
ꢣ
ꢛ
ꢛ
ꢞ
ꢡ
ꢣ
ꢝ
ꢝ
ꢤ
ꢜ
ꢡ
ꢢ
ꢮ
ꢡ
ꢭ
ꢛ
ꢨ
ꢝ
ꢝ
ꢣ
ꢡ
ꢦ
ꢨ
ꢦ
ꢠ
ꢡ
ꢆ
ꢜ
ꢢ
ꢡ
ꢟ
ꢘ
ꢩ
ꢪ
ꢞ
ꢅ
ꢙ
ꢢ
ꢚ
ꢣ
ꢛ
ꢘ
ꢥ
ꢘ
ꢙ
ꢣ
ꢞ
ꢘ
ꢠ
ꢡ
ꢥ
ꢡ
ꢢ
ꢚ
ꢢ
ꢛ
ꢘ
ꢝ
ꢘ
ꢛ
ꢘ
ꢚ
ꢞ
ꢥ
ꢞ
ꢜ
ꢣ
ꢥ
ꢘ
ꢮ
ꢣ
ꢡ
ꢣ
ꢢ
ꢡ
ꢜ
ꢝ
ꢘ
ꢙ
ꢘ
ꢡ
ꢥ
ꢛ
ꢦ
ꢚ
ꢤ
ꢚ
ꢞ
ꢣ
ꢘ
ꢚ
ꢝ
ꢥ
ꢡ
ꢜ
ꢡ
ꢟ
ꢛ
ꢚ
ꢭ
ꢛ
ꢩ
ꢣ
ꢘ
ꢛ
ꢒ
ꢥ
ꢟ
ꢡ
ꢛ
ꢡ
ꢛ
ꢘ
ꢙ
ꢥ
ꢚ
ꢭ
ꢙ
ꢘ
ꢝ
ꢞ
ꢙ
ꢭ
ꢡ
ꢝ
ꢥ
ꢚ
ꢛ
ꢢ
ꢘꢚ
ꢢ
ꢡ
ꢘ
ꢙ
ꢡ
ꢥ
ꢝ
ꢛ
ꢫ
ꢝ
ꢟ
ꢘ
ꢚ
ꢡ
ꢩ
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢇꢃ ꢈ ꢀꢁꢇ ꢃ ꢄꢅ ꢆꢇ ꢃ
ꢉ ꢊꢋꢌ ꢉ ꢍꢆ ꢎꢏꢐ ꢏꢑ ꢀꢒ ꢆ ꢒ ꢓꢐ ꢍꢐ ꢉꢔ ꢐꢍꢆ ꢕꢒ ꢔ ꢔꢐ ꢕꢐꢉ ꢖ ꢌꢒ ꢏꢍꢖ ꢌ ꢑ ꢏꢀ
ꢗꢒ ꢆ ꢄ ꢅ ꢌ ꢐꢋ ꢕ ꢋꢁ ꢉ ꢏ ꢕꢐ ꢀꢐ ꢆ
SCLS169E − DECEMBER 1982 − REVISED APRIL 2004
switching characteristics over recommended operating free-air temperature range, C = 50 pF
L
(unless otherwise noted) (see Figure 1)
T
A
= 25°C
TYP
40
SN54HCT74
SN74HCT74
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
V
UNIT
CC
MIN
27
MAX
MIN
18
MAX
MIN
22
MAX
4.5 V
5.5 V
4.5 V
5.5 V
4.5 V
5.5 V
4.5 V
5.5 V
f
t
t
MHz
max
pd
t
30
46
20
24
21
35
31
28
25
15
14
53
48
42
38
22
20
44
40
35
31
19
17
PRE or CLR
CLK
Q or Q
Q or Q
Q or Q
17
ns
ns
20
18
8
7
operating characteristics, T = 25°C
A
PARAMETER
TEST CONDITIONS
TYP
UNIT
C
Power dissipation capacitance per flip-flop
No load
35
pF
pd
PARAMETER MEASUREMENT INFORMATION
3 V
0 V
From Output
Under Test
Test
Point
High-Level
1.3 V
1.3 V
1.3 V
Pulse
C
= 50 pF
L
t
w
(see Note A)
3 V
0 V
Low-Level
Pulse
1.3 V
LOAD CIRCUIT
3 V
0 V
VOLTAGE WAVEFORMS
PULSE DURATIONS
Input
1.3 V
1.3 V
t
t
PLH
PHL
90%
3 V
V
V
OH
In-Phase
Output
Reference
Input
90%
t
1.3 V
1.3 V
10%
1.3 V
10%
0 V
OL
t
r
f
f
t
t
h
su
t
t
PLH
PHL
90%
3 V
0 V
Out-of-
Phase
Output
V
V
Data
Input
OH
2.7 V
2.7 V
90%
t
1.3 V
0.3 V
1.3 V
0.3 V
1.3 V
10%
1.3 V
10%
OL
t
t
t
r
f
r
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
NOTES: A.
B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, Z = 50 Ω, t = 6 ns, t = 6 ns.
C includes probe and test-fixture capacitance.
L
O
r
f
C. For clock inputs, f
is measured when the input duty cycle is 50%.
D. The outputs are measured one at a time, with one input transition per measurement.
max
E.
t
and t
PHL
are the same as t .
pd
PLH
Figure 1. Load Circuit and Voltage Waveforms
ꢏ
ꢕ
ꢑ
ꢉ
ꢊ
ꢅ
ꢆ
ꢏ
ꢕ
ꢐ
ꢓ
ꢒ
ꢐ
ꢗ
ꢚ
ꢢ
ꢤ
ꢝ
ꢥ
ꢠ
ꢣ
ꢘ
ꢚ
ꢝ
ꢢ
ꢞ
ꢝ
ꢢ
ꢞ
ꢡ
ꢥ
ꢢ
ꢛ
ꢦ
ꢥ
ꢝ
ꢜ
ꢟ
ꢞ
ꢜ ꢡ ꢛ ꢚ ꢭ ꢢ ꢦꢙ ꢣ ꢛ ꢡ ꢝꢤ ꢜꢡ ꢮ ꢡ ꢨ ꢝꢦ ꢠꢡ ꢢ ꢘꢩ ꢅ ꢙꢣ ꢥꢣ ꢞꢘ ꢡꢥ ꢚꢛ ꢘꢚ ꢞ ꢜꢣ ꢘꢣ ꢣꢢ ꢜ ꢝꢘ ꢙꢡꢥ
ꢘ
ꢛ
ꢚ
ꢢ
ꢘ
ꢙ
ꢡ
ꢤ
ꢝ
ꢥ
ꢠ
ꢣ
ꢘ
ꢚ
ꢮ
ꢡ
ꢝ
ꢥ
ꢛ
ꢦ
ꢡ
ꢞ
ꢚ
ꢤ
ꢚ
ꢞ
ꢣ
ꢘ
ꢚ
ꢝ
ꢢ
ꢛ
ꢣ
ꢥ
ꢡ
ꢜ
ꢡ
ꢛ
ꢚ
ꢭ
ꢢ
ꢭ
ꢝ
ꢣ
ꢨ
ꢛ
ꢩ
ꢆ
ꢡ
ꢪ
ꢣ
ꢛ
ꢒ
ꢢ
ꢛ
ꢘ
ꢥ
ꢟ
ꢠ
ꢡ
ꢢ
ꢞ ꢙ ꢣ ꢢ ꢭꢡ ꢝꢥ ꢜꢚ ꢛ ꢞ ꢝꢢ ꢘꢚ ꢢꢟ ꢡ ꢘ ꢙꢡ ꢛ ꢡ ꢦꢥ ꢝ ꢜꢟꢞ ꢘꢛ ꢫ ꢚꢘꢙ ꢝꢟꢘ ꢢꢝꢘ ꢚꢞꢡ ꢩ
ꢘ
ꢛ
ꢥ
ꢡ
ꢛ
ꢡ
ꢥ
ꢮ
ꢡ
ꢛ
ꢘ
ꢙ
ꢡ
ꢥ
ꢚ
ꢭ
ꢙ
ꢘ
ꢘ
ꢝ
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
6-Dec-2006
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
LCCC
CDIP
CFP
Drawing
JM38510/65352B2A
JM38510/65352BCA
JM38510/65352BDA
SN74HCT74D
ACTIVE
ACTIVE
ACTIVE
ACTIVE
FK
J
20
14
14
14
1
1
1
TBD
TBD
TBD
POST-PLATE N / A for Pkg Type
A42 SNPB
A42
N / A for Pkg Type
N / A for Pkg Type
W
D
SOIC
50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74HCT74DBR
SN74HCT74DBRE4
SN74HCT74DE4
SN74HCT74DG4
SN74HCT74DR
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SSOP
SSOP
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
SO
DB
DB
D
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
D
50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74HCT74DRE4
SN74HCT74DRG4
SN74HCT74DT
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
D
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74HCT74DTE4
SN74HCT74N
D
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
N
25
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
SN74HCT74NE4
SN74HCT74NSR
SN74HCT74NSRE4
SN74HCT74PW
SN74HCT74PWE4
N
25
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
NS
NS
PW
PW
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SO
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
TSSOP
TSSOP
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74HCT74PWLE
SN74HCT74PWR
OBSOLETE TSSOP
PW
PW
14
14
TBD
Call TI
Call TI
ACTIVE
ACTIVE
ACTIVE
ACTIVE
TSSOP
TSSOP
TSSOP
TSSOP
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74HCT74PWRE4
SN74HCT74PWT
PW
PW
PW
14
14
14
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74HCT74PWTE4
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
6-Dec-2006
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
MECHANICAL DATA
MLCC006B – OCTOBER 1996
FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN
A
B
NO. OF
TERMINALS
**
18 17 16 15 14 13 12
MIN
MAX
MIN
MAX
0.342
(8,69)
0.358
(9,09)
0.307
(7,80)
0.358
(9,09)
19
20
11
10
9
20
28
44
52
68
84
0.442
(11,23)
0.458
(11,63)
0.406
(10,31)
0.458
(11,63)
21
B SQ
22
0.640
(16,26)
0.660
(16,76)
0.495
(12,58)
0.560
(14,22)
8
A SQ
23
0.739
(18,78)
0.761
(19,32)
0.495
(12,58)
0.560
(14,22)
7
24
25
6
0.938
(23,83)
0.962
(24,43)
0.850
(21,6)
0.858
(21,8)
5
1.141
(28,99)
1.165
(29,59)
1.047
(26,6)
1.063
(27,0)
26 27 28
1
2
3
4
0.080 (2,03)
0.064 (1,63)
0.020 (0,51)
0.010 (0,25)
0.020 (0,51)
0.010 (0,25)
0.055 (1,40)
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)
0.045 (1,14)
0.035 (0,89)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
4040140/D 10/96
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
28 PINS SHOWN
0,38
0,22
0,65
28
M
0,15
15
0,25
0,09
5,60
5,00
8,20
7,40
Gage Plane
1
14
0,25
A
0°–ā8°
0,95
0,55
Seating Plane
0,10
2,00 MAX
0,05 MIN
PINS **
14
16
20
24
28
30
38
DIM
6,50
5,90
6,50
5,90
7,50
8,50
7,90
10,50
9,90
10,50 12,90
A MAX
A MIN
6,90
9,90
12,30
4040065 /E 12/01
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
M
0,10
0,65
14
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°–8°
A
0,75
0,50
Seating Plane
0,10
0,15
0,05
1,20 MAX
PINS **
8
14
16
20
24
28
DIM
3,10
2,90
5,10
4,90
5,10
4,90
6,60
6,40
7,90
9,80
9,60
A MAX
A MIN
7,70
4040064/F 01/97
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Low Power Wireless www.ti.com/lpw
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2006, Texas Instruments Incorporated
相关型号：
SN74HCT74DR-00
HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, CERAMIC, SSOP-14
TI
©2020 ICPDF网 联系我们和版权申明