SN74LS05DR_技术文档

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢀ

ꢅ

ꢂ

ꢆ

ꢀꢁ ꢇꢃ ꢅ ꢂ ꢆ ꢀꢁꢇ ꢃ ꢄ ꢀꢅ ꢂ ꢆ ꢀ ꢁꢇ ꢃꢀ ꢅ

ꢀ

ꢁ

ꢂ

ꢃ

ꢀ

ꢅ

ꢂ

The SN5405 is obsolete

and no longer is supplied.

ꢈ

ꢉ

ꢊ

ꢋ

ꢁ

ꢌ

ꢉ

ꢍ

ꢎ

ꢉ

ꢍ

ꢀ

ꢏ

ꢋ

ꢎ

ꢈ

ꢐ

ꢑ

ꢉ

ꢁ

ꢒ

ꢓ

ꢐ

ꢄ

ꢉ

ꢓ

ꢎ

ꢐ

ꢍ

ꢐ

ꢔ

ꢎ

ꢑ

ꢔ

ꢎ

ꢀ

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

D

Package Options Include Plastic

D

Dependable Texas Instrument Quality and

Reliability

Small-Outline (D, NS), Shrink Small-Outline

(DB), and Ceramic Flat (W) Packages,

Ceramic Chip Carriers (FK), and Standard

Plastic (N) and Ceramic (J) DIPs

SN54LS05, SN54S05 . . . FK PACKAGE

(TOP VIEW)

SN5405, SN54LS05, SN54S05 . . . J PACKAGE

SN7405 . . . N PACKAGE

SN74LS05 . . . D, DB, N, OR NS PACKAGE

SN74S05 . . . D, N, OR NS PACKAGE

(TOP VIEW)

SN54LS05, SN54S05 . . . W PACKAGE

(TOP VIEW)

3

2

1

20 19

18

6Y

NC

5A

NC

5Y

2A

NC

2Y

4

5

6

7

8

17

16

15

14

1

2

3

4

5

6

7

14

13

12

11

10

9

1

2

3

4

5

6

7

14

13

12

11

10

9

1A

2Y

2A

1Y

6A

6Y

GND

5Y

1A

1Y

2A

2Y

3A

V

CC

6A

6Y

5A

5Y

4A

4Y

NC

3A

V

CC

3A

9 10 11 12 13

3Y

4A

5A

4Y

3Y

GND

8

NC − No internal connection

description/ordering information

These devices contain six independent inverters. To perform correctly, the open-collector outputs require pullup

resistors. These devices may be connected to other open-collector outputs to implement active-low wired-OR

or active-high wire-AND functions. Open-collector devices often are used to generate high V

levels.

OH

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

†

PACKAGE

T

A

SN7405N

SN74LS05N

SN74S05N

SN74LS05N

SN74S05N

PDIP − N

SOIC − D

Tube

SN74LS05D

SN74LS05DR

SN74S05D

LS05

S05

Tape and reel

Tube

0°C to 70°C

Tape and reel

SN74S05DR

SN74LS05NSR

SN74S05NSR

SN74LS05DBR

SNJ54LS05J

SNJ54S05J

74LS05

SOP − NS

Tape and reel

74S05

SSOP − DB

LS05

SNJ54LS05J

SNJ54S05J

SNJ54LS05W

SNJ54S05W

SNJ54LS05FK

CDIP − J

Tube

SNJ54LS05W

SNJ54S05W

SNJ54LS05FK

−55°C to 125°C

CDIP − W

LCCC − FK

SNJ54S05FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ꢑ

ꢍ

ꢐ

ꢦ

ꢕ

ꢡ

ꢝ

ꢔ

ꢓ

ꢟ

ꢎ

ꢠ

ꢪ

ꢋ

ꢚ

ꢐ

ꢘ

ꢛ

ꢁ

ꢙ

ꢕ

ꢖ

ꢎ

ꢖ

ꢗ

ꢘ

ꢢ

ꢡ

ꢙ

ꢚ

ꢠ

ꢛ

ꢜ

ꢝ

ꢘ

ꢞ

ꢗ

ꢣ

ꢚ

ꢛ

ꢘ

ꢚ

ꢗ

ꢟ

ꢣ

ꢟ

ꢠ

ꢡ

ꢛ

ꢢ

ꢘ

ꢞ

ꢝ

ꢜ

ꢟ

ꢘ

ꢚ

ꢙ

ꢣ

ꢡ

ꢤ

ꢟ

ꢥ

ꢗ

ꢠ

ꢝ

ꢟ

ꢞ

ꢗ

ꢞ

ꢫ

ꢚ

ꢛ

ꢘ

ꢡ

ꢦ

ꢝ

ꢘ

ꢦ

ꢞ

ꢢ

ꢟ

ꢢ

ꢧ

Copyright  2003, Texas Instruments Incorporated

ꢐ ꢘ ꢣ ꢛ ꢚꢦ ꢡꢠ ꢞꢟ ꢠꢚ ꢜꢣ ꢥꢗ ꢝꢘ ꢞ ꢞꢚ ꢭꢋ ꢄꢒ ꢑꢍ ꢮ ꢒꢯꢰꢂ ꢯꢂꢆ ꢝꢥꢥ ꢣꢝ ꢛ ꢝ ꢜꢢ ꢞꢢꢛ ꢟ ꢝ ꢛ ꢢ ꢞꢢ ꢟꢞꢢ ꢦ

ꢛ

ꢚ

ꢠ

ꢞ

ꢚ

ꢛ

ꢜ

ꢞ

ꢚ

ꢟ

ꢣ

ꢗ

ꢙ

ꢗ

ꢠ

ꢢ

ꢛ

ꢞ

ꢨ

ꢞ

ꢢ

ꢛ

ꢚ

ꢙ

ꢎ

ꢢ

ꢩ

ꢝ

ꢋ

ꢘ

ꢜ

ꢢ

ꢟ

ꢞ

ꢝ

ꢘ

ꢦ

ꢛ

ꢦ

ꢝ

ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ

ꢛ

ꢝ

ꢘ

ꢞꢫ

ꢧ

ꢑ

ꢛ

ꢚ

ꢦ

ꢞ

ꢗ

ꢚ

ꢠ

ꢢ

ꢟ

ꢗ

ꢘ

ꢬ

ꢦ

ꢚ

ꢢ

ꢚ

ꢞ

ꢘ

ꢢ

ꢠ

ꢢ

ꢟ

ꢝ

ꢛ

ꢗ

ꢥ

ꢗ

ꢘ

ꢠ

ꢥ

ꢡ

ꢡ ꢘꢥ ꢢꢟꢟ ꢚ ꢞꢨꢢ ꢛ ꢪꢗ ꢟꢢ ꢘ ꢚꢞꢢ ꢦꢧ ꢐ ꢘ ꢝꢥ ꢥ ꢚ ꢞꢨꢢ ꢛ ꢣꢛ ꢚ ꢦꢡꢠ ꢞꢟ ꢆ ꢣꢛ ꢚ ꢦꢡꢠ ꢞꢗꢚ ꢘ

ꢞ

ꢣ

ꢛ

ꢚꢠ

ꢢ

ꢟ

ꢗ

ꢘꢬ

ꢦ

ꢚ

ꢢ

ꢟ

ꢘ

ꢚ

ꢞ

ꢘ

ꢢ

ꢠ

ꢢ

ꢟ

ꢝ

ꢛ

ꢗ

ꢥ

ꢫ

ꢗ

ꢘ

ꢠ

ꢥ

ꢡ

ꢦ

ꢢ

ꢞ

ꢢ

ꢟ

ꢗ

ꢘ

ꢬ

ꢚ

ꢙ

ꢝ

ꢥ

ꢣ

ꢝ

ꢛ

ꢝ

ꢜ

ꢢ

ꢞ

ꢢ

ꢛ

ꢟ

ꢧ

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃꢄ ꢀꢅ ꢂꢆ ꢀꢁ ꢂꢃ ꢀ ꢅ ꢂ

ꢀ ꢁꢇꢃ ꢅ ꢂꢆ ꢀꢁ ꢇ ꢃꢄ ꢀ ꢅ ꢂꢆ ꢀ ꢁꢇ ꢃ ꢀꢅ ꢂ

The SN5405 is obsolete

and no longer is supplied.

ꢈ

ꢉꢊ

ꢋ

ꢁ

ꢌ

ꢉ

ꢍ

ꢎ

ꢉ

ꢍ

ꢀ

ꢏ

ꢋ

ꢎ

ꢈ

ꢐ

ꢑꢉ

ꢁ

ꢒ

ꢓ

ꢐ

ꢄ

ꢉ

ꢓ

ꢎꢐ

ꢍ

ꢐ

ꢔ

ꢎ

ꢑ

ꢔ

ꢎ

ꢀ

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

FUNCTION TABLE

(each inverter)

INPUT

OUTPUT

Y

A

H

L

H

logic diagram (positive logic)

2

4

6

8

1

1A

1Y

2Y

3Y

4Y

5Y

6Y

3

2A

3A

4A

5A

6A

5

9

10

11

13

12

Y = A

Pin numbers shown are for the D, DB, J, N, and NS packages.

2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢀ

ꢅ

ꢂ

ꢆ

ꢀꢁ ꢇꢃ ꢅ ꢂ ꢆ ꢀꢁꢇ ꢃ ꢄ ꢀꢅ ꢂ ꢆ ꢀ ꢁꢇ ꢃꢀ ꢅ

ꢀ

ꢁ

ꢂ

ꢃ

ꢀ

ꢅ

ꢂ

The SN5405 is obsolete

and no longer is supplied.

ꢈ

ꢉ

ꢊ

ꢋ

ꢁ

ꢌ

ꢉ

ꢍ

ꢎꢉ

ꢍ

ꢀ

ꢏ

ꢋ

ꢎ

ꢈ

ꢐ

ꢑ

ꢉ

ꢁ

ꢒ

ꢓ

ꢐ

ꢄꢄ

ꢉ

ꢓ

ꢎ

ꢐ

ꢍ

ꢐ

ꢔ

ꢎ

ꢑ

ꢔ

ꢎ

ꢀ

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

schematic (each inverter)

’05

’LS05

V

CC

V

CC

4 kΩ

1.6 kΩ

20 kΩ

8 kΩ

Input

A

Input

A

Output

Y

Output

Y

1 kΩ

4.5 kΩ

GND

’S05

V

CC

900 Ω

2.8 kΩ

Input

A

Output

Y

250 Ω

500 Ω

Resistor values shown are nominal.

†

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V

(see Note 1): ’05, ’LS05, ’S05 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V

CC

Input voltage, V : ’05, ’S05 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V

I

’LS05 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V

Off-state output voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V

O

Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W

JA

DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W

N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80°C/W

NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76°C/W

Storage temperature range, T

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C

stg

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

3

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃꢄ ꢀꢅ ꢂꢆ ꢀꢁ ꢂꢃ ꢀ ꢅ ꢂ

ꢀ ꢁꢇꢃ ꢅ ꢂꢆ ꢀꢁ ꢇ ꢃꢄ ꢀ ꢅ ꢂꢆ ꢀ ꢁꢇ ꢃ ꢀꢅ ꢂ

ꢈ ꢉꢊ ꢋ ꢁ ꢌꢉꢍ ꢎ ꢉꢍ ꢀ ꢏ ꢋ ꢎꢈ ꢐ ꢑꢉ ꢁꢒꢓ ꢐꢄ ꢄꢉ ꢓ ꢎꢐ ꢍ ꢐ ꢔꢎ ꢑꢔꢎ ꢀ

The SN5405 is obsolete

and no longer is supplied.

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

recommended operating conditions

SN5405

MIN NOM

SN7405

UNIT

MAX

MIN NOM

MAX

V

Supply voltage

4.5

2

5

5.5

4.75

2

5

5.25

V

CC

High-level input voltage

Low-level input voltage

High-level output voltage

Low-level output current

Operating free-air temperature

IH

0.8

5.5

16

0.8

5.5

16

V

IL

V

OH

I

mA

°C

OL

T

A

−55

125

0

70

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)

SN5405

SN7405

†

PARAMETER

UNIT

TEST CONDITIONS

‡

MIN TYP

MAX

MIN TYP

MAX

−1.5

0.25

V

IK

V

= MIN,

I = −12 mA

I

−1.5

V

CC

V

= 0.8 V

= 0.7 V

= 16 mA

IL

I

V

OH

= 5.5 V

mA

OH

CC

0.25

0.4

1

IL

V

OL

V

CC

V

CC

V

CC

V

CC

V

CC

V

CC

= MIN,

= MAX,

V

IH

= 2 V,

I

0.2

0.4

1

V

OL

I

V = 5.5 V

I

mA

µA

I

V = 2.4 V

I

40

IH

V = 0.4 V

I

−1.6

12

−1.6

12

mA

IL

V = 0 V

I

6

CCH

CCL

V = 4.5 V

I

18

33

18

33

†

‡

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V = 5 V, T = 25°C.

CC

A

switching characteristics, V

= 5 V, T = 25°C (see Figure 1)

CC

A

FROM

PARAMETER

TO

(OUTPUT)

TEST CONDITIONS

MIN

TYP

MAX

UNIT

(INPUT)

t

40

8

55

15

R

= 4 kΩ

PLH

L

Y

C = 15 pF

L

A

ns

t

= 400 Ω

PHL

4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢀ

ꢅ

ꢂ

ꢆ

ꢀꢁ ꢇꢃ ꢅ ꢂ ꢆ ꢀꢁꢇ ꢃ ꢄ ꢀꢅ ꢂ ꢆ ꢀ ꢁꢇ ꢃꢀ ꢅ

ꢀ

ꢁ

ꢂ

ꢃ

ꢀ

ꢅ

ꢂ

The SN5405 is obsolete

and no longer is supplied.

ꢈ

ꢉ

ꢊ

ꢋ

ꢁ

ꢌ

ꢉ

ꢍ

ꢎꢉ

ꢍ

ꢀ

ꢏ

ꢋ

ꢎ

ꢈ

ꢐ

ꢑ

ꢉ

ꢁ

ꢒ

ꢓ

ꢐ

ꢄꢄ

ꢉ

ꢓ

ꢎ

ꢐ

ꢍ

ꢐ

ꢔ

ꢎ

ꢑ

ꢔ

ꢎ

ꢀ

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

recommended operating conditions

SN54LS05

MIN NOM

SN74LS05

UNIT

MAX

MIN NOM

MAX

V

Supply voltage

4.5

2

5

5.5

4.75

2

5

5.25

V

CC

High-level input voltage

Low-level input voltage

High-level output voltage

Low-level output current

Operating free-air temperature

IH

0.7

5.5

4

0.8

5.5

8

V

IL

V

OH

I

mA

°C

OL

T

A

−55

125

0

70

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)

SN54LS05

SN74LS05

†

PARAMETER

UNIT

TEST CONDITIONS

‡

MIN TYP

MAX

−1.5

0.1

MIN TYP

MAX

−1.5

0.1

V

IK

V

= MIN,

I = −18 mA

I

V

CC

I

V

= MAX,

= 2 V

V = 5.5 V

OH

mA

OH

CC

IL

I

= 4 mA

= 8 mA

0.25

0.4

0.25

0.35

0.4

OL

V

OL

V

CC

= MIN,

V

IH

V

I

0.5

I

V

CC

V

CC

V

CC

V

CC

V

CC

= MAX,

V = 7 V

0.1

20

0.1

mA

µA

I

V = 2.7 V

I

20

IH

V = 0.4 V

I

−0.4

2.4

−0.4

2.4

mA

IL

V = 0 V

I

1.2

3.6

1.2

3.6

CCH

CCL

V = 4.5 V

I

6.6

†

‡

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V = 5 V, T = 25°C.

CC

A

switching characteristics, V

= 5 V, T = 25°C (see Figure 2)

CC

A

FROM

PARAMETER

TO

(OUTPUT)

TEST CONDITIONS

MIN

TYP

MAX

UNIT

(INPUT)

t

17

15

32

28

PLH

Y

R

= 2 kΩ,

C = 15 pF

L

A

ns

L

PHL

5

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃꢄ ꢀꢅ ꢂꢆ ꢀꢁ ꢂꢃ ꢀ ꢅ ꢂ

ꢀ ꢁꢇꢃ ꢅ ꢂꢆ ꢀꢁ ꢇ ꢃꢄ ꢀ ꢅ ꢂꢆ ꢀ ꢁꢇ ꢃ ꢀꢅ ꢂ

ꢈ ꢉꢊ ꢋ ꢁ ꢌꢉꢍ ꢎ ꢉꢍ ꢀ ꢏ ꢋ ꢎꢈ ꢐ ꢑꢉ ꢁꢒꢓ ꢐꢄ ꢄꢉ ꢓ ꢎꢐ ꢍ ꢐ ꢔꢎ ꢑꢔꢎ ꢀ

The SN5405 is obsolete

and no longer is supplied.

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

recommended operating conditions

SN54S05

MIN NOM

SN74S05

UNIT

MAX

MIN NOM

MAX

V

Supply voltage

4.5

2

5

5.5

4.75

2

5

5.25

V

CC

High-level input voltage

Low-level input voltage

High-level output voltage

Low-level output current

Operating free-air temperature

IH

0.8

5.5

20

0.8

5.5

20

V

IL

V

OH

I

mA

°C

OL

T

A

−55

125

0

70

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)

SN54S05

SN74S05

†

PARAMETER

UNIT

TEST CONDITIONS

‡

MIN TYP

MAX

MIN TYP

MAX

−1.2

0.25

V

IK

V

= MIN,

I = −18 mA

I

−1.2

V

CC

V

= 0.8 V

= 0.7 V

= 20 mA

IL

I

V

OH

= 5.5 V

mA

OH

CC

0.25

0.5

1

IL

V

OL

V

CC

V

CC

V

CC

V

CC

V

CC

V

CC

= MIN,

= MAX,

V

IH

= 2 V,

I

0.5

1

V

OL

I

V = 5.5 V

I

mA

µA

I

V = 2.7 V

I

50

IH

V = 0.5 V

I

−2

mA

IL

V = 0 V

I

9

19.8

54

9

19.8

54

CCH

CCL

V = 4.5 V

I

30

†

‡

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V = 5 V, T = 25°C.

CC

A

switching characteristics, V

= 5 V, T = 25°C (see Figure 1)

CC

A

FROM

PARAMETER

TO

(OUTPUT)

TEST CONDITIONS

MIN

TYP

MAX

UNIT

(INPUT)

t

2

5

4.5

7.5

7

7.5

7

PLH

PHL

PLH

PHL

ns

C

= 15 pF

= 50 pF

L

A

Y

R = 280 Ω

L

ns

6

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢀ

ꢅ

ꢂ

ꢆ

ꢀꢁ ꢇꢃ ꢅ ꢂ ꢆ ꢀꢁꢇ ꢃ ꢄ ꢀꢅ ꢂ ꢆ ꢀ ꢁꢇ ꢃꢀ ꢅ

ꢀ

ꢁ

ꢂ

ꢃ

ꢀ

ꢅ

ꢂ

The SN5405 is obsolete

and no longer is supplied.

ꢈ

ꢉ

ꢊ

ꢋ

ꢁ

ꢌ

ꢉ

ꢍ

ꢎꢉ

ꢍ

ꢀ

ꢏ

ꢋ

ꢎ

ꢈ

ꢐ

ꢑ

ꢉ

ꢁ

ꢒ

ꢓ

ꢐ

ꢄꢄ

ꢉ

ꢓ

ꢎ

ꢐ

ꢍ

ꢐ

ꢔ

ꢎ

ꢑ

ꢔ

ꢎ

ꢀ

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

PARAMETER MEASUREMENT INFORMATION

SERIES 54/74 AND 54S/74S DEVICES

V

CC

R

L

From Output

Under Test

Test Point

C

L

(see Note A)

LOAD CIRCUIT

3 V

0 V

1.5 V

Input

t

PHL

PLH

PHL

V

OH

In-Phase

Output

High-Level

Pulse

1.5 V

OL

t

PLH

w

V

OH

Low-Level

Pulse

Out-of-Phase

Output

1.5 V

OL

VOLTAGE WAVEFORMS

PULSE WIDTHS

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

NOTES: A.

B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z = 50 Ω, and:

C includes probe and jig capacitance.

L

O

For Series 54/74, t ≤ 7 ns, t ≤ 7 ns.

r

f

For Series 54S/74S, t ≤ 2.5 ns, t ≤ 2.5 ns.

r

f

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

7

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃꢄ ꢀꢅ ꢂꢆ ꢀꢁ ꢂꢃ ꢀ ꢅ ꢂ

ꢀ ꢁꢇꢃ ꢅ ꢂꢆ ꢀꢁ ꢇ ꢃꢄ ꢀ ꢅ ꢂꢆ ꢀ ꢁꢇ ꢃ ꢀꢅ ꢂ

ꢈ ꢉꢊ ꢋ ꢁ ꢌꢉꢍ ꢎ ꢉꢍ ꢀ ꢏ ꢋ ꢎꢈ ꢐ ꢑꢉ ꢁꢒꢓ ꢐꢄ ꢄꢉ ꢓ ꢎꢐ ꢍ ꢐ ꢔꢎ ꢑꢔꢎ ꢀ

The SN5405 is obsolete

and no longer is supplied.

SDLS030A − DECEMBER 1983 − REVISED NOVEMBER 2003

PARAMETER MEASUREMENT INFORMATION

SERIES 54LS/74LS DEVICES

V

CC

R

L

From Output

Under Test

Test Point

C

L

(see Note A)

LOAD CIRCUIT

3 V

0 V

1.3 V

Input

t

PHL

PLH

PHL

V

OH

In-Phase

Output

High-Level

Pulse

1.3 V

OL

t

PLH

w

V

OH

Low-Level

Pulse

Out-of-Phase

Output

1.3 V

OL

VOLTAGE WAVEFORMS

PULSE WIDTHS

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

NOTES: A.

B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z = 50 Ω, t ≤ 1.5 ns, t ≤ 2.6 ns.

C includes probe and jig capacitance.

L

O

r

f

D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

8

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM

www.ti.com

6-Dec-2006

PACKAGING INFORMATION

Orderable Device

Status ⁽¹⁾

Package Package

Pins Package Eco Plan ⁽²⁾Lead/Ball Finish MSL Peak Temp ⁽³⁾

Qty

Type

Drawing

JM38510/07003BDA

JM38510/07004BCA

SN54LS05J

ACTIVE

CFP

W

J

14

1

TBD

A42

N / A for Pkg Type

Call TI

CDIP

SOIC

PDIP

A42 SNPB

Call TI

ACTIVE

J

SN54S05J

ACTIVE

J

SN7405D

OBSOLETE

ACTIVE

D

N

SN7405DR

Call TI

SN7405N

25

Pb-Free

(RoHS)

CU NIPDAU N / A for Pkg Type

SN7405N3

OBSOLETE

ACTIVE

PDIP

N

14

TBD

Call TI

SN7405NE4

Pb-Free

(RoHS)

CU NIPDAU N / A for Pkg Type

SN74LS05D

ACTIVE

SOIC

D

14

50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

SN74LS05DBLE

SN74LS05DBR

OBSOLETE

ACTIVE

SSOP

DB

14

TBD

Call TI

2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

SN74LS05DBRE4

SN74LS05DE4

SN74LS05DR

SN74LS05DRE4

SN74LS05N

ACTIVE

SSOP

SOIC

PDIP

DB

D

14

2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

D

2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

D

2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

N

25

Pb-Free

(RoHS)

CU NIPDAU N / A for Pkg Type

SN74LS05N3

OBSOLETE

ACTIVE

PDIP

N

14

TBD

Call TI

SN74LS05NE4

Pb-Free

(RoHS)

CU NIPDAU N / A for Pkg Type

SN74LS05NSR

SN74LS05NSRG4

SN74S05D

ACTIVE

SO

NS

D

14

2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

SO

2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

SOIC

PDIP

50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

SN74S05DE4

SN74S05DR

D

50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

D

2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

SN74S05DRE4

SN74S05N

D

2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

N

25

Pb-Free

(RoHS)

CU NIPDAU N / A for Pkg Type

SN74S05N3

OBSOLETE

ACTIVE

PDIP

N

14

TBD

Call TI

SN74S05NE4

Pb-Free

(RoHS)

CU NIPDAU N / A for Pkg Type

SN74S05NSR

ACTIVE

SO

NS

14

2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

Addendum-Page 1

PACKAGE OPTION ADDENDUM

www.ti.com

6-Dec-2006

Orderable Device

Status ⁽¹⁾

Package Package

Pins Package Eco Plan ⁽²⁾Lead/Ball Finish MSL Peak Temp ⁽³⁾

Qty

Type

Drawing

SN74S05NSRE4

ACTIVE

SO

NS

14

2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM

no Sb/Br)

SNJ54LS05FK

SNJ54LS05J

SNJ54LS05W

SNJ54S05FK

SNJ54S05J

ACTIVE

LCCC

CDIP

CFP

FK

J

20

14

20

14

1

TBD

POST-PLATE N / A for Pkg Type

A42 SNPB

A42

N / A for Pkg Type

W

FK

J

LCCC

CDIP

CFP

POST-PLATE N / A for Pkg Type

A42 SNPB

A42

N / A for Pkg Type

SNJ54S05W

W

⁽¹⁾The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2)

Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check

http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS

compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3)

MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder

temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited

information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI

to Customer on an annual basis.

Addendum-Page 2

MECHANICAL DATA

MLCC006B – OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN

A

B

NO. OF

TERMINALS

**

18 17 16 15 14 13 12

MIN

MAX

MIN

MAX

0.342

(8,69)

0.358

(9,09)

0.307

(7,80)

0.358

(9,09)

19

20

11

10

9

20

28

44

52

68

84

0.442

(11,23)

0.458

(11,63)

0.406

(10,31)

0.458

(11,63)

21

B SQ

22

0.640

(16,26)

0.660

(16,76)

0.495

(12,58)

0.560

(14,22)

8

A SQ

23

0.739

(18,78)

0.761

(19,32)

0.495

(12,58)

0.560

(14,22)

7

24

25

6

0.938

(23,83)

0.962

(24,43)

0.850

(21,6)

0.858

(21,8)

5

1.141

(28,99)

1.165

(29,59)

1.047

(26,6)

1.063

(27,0)

26 27 28

1

2

3

4

0.080 (2,03)

0.064 (1,63)

0.020 (0,51)

0.010 (0,25)

0.020 (0,51)

0.010 (0,25)

0.055 (1,40)

0.045 (1,14)

0.035 (0,89)

0.045 (1,14)

0.035 (0,89)

0.028 (0,71)

0.022 (0,54)

0.050 (1,27)

4040140/D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. The terminals are gold plated.

E. Falls within JEDEC MS-004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN

0,38

0,22

0,65

28

M

0,15

15

0,25

0,09

5,60

5,00

8,20

7,40

Gage Plane

1

14

0,25

A

0°–ā8°

0,95

0,55

Seating Plane

0,10

2,00 MAX

0,05 MIN

PINS **

14

16

20

24

28

30

38

DIM

6,50

5,90

6,50

5,90

7,50

8,50

7,90

10,50

9,90

10,50 12,90

A MAX

A MIN

6,90

9,90

12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,

enhancements, improvements, and other changes to its products and services at any time and to discontinue

any product or service without notice. Customers should obtain the latest relevant information before placing

orders and should verify that such information is current and complete. All products are sold subject to TI’s terms

and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI

deems necessary to support this warranty. Except where mandated by government requirements, testing of all

parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for

their products and applications using TI components. To minimize the risks associated with customer products

and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,

copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process

in which TI products or services are used. Information published by TI regarding third-party products or services

does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.

Use of such information may require a license from a third party under the patents or other intellectual property

of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without

alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction

of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for

such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that

product or service voids all express and any implied warranties for the associated TI product or service and

is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application

solutions:

Products

Applications

Audio

Amplifiers

amplifier.ti.com

www.ti.com/audio

Data Converters

dataconverter.ti.com

Automotive

www.ti.com/automotive

DSP

dsp.ti.com

Broadband

Digital Control

Military

www.ti.com/broadband

www.ti.com/digitalcontrol

www.ti.com/military

Interface

Logic

interface.ti.com

logic.ti.com

Power Mgmt

Microcontrollers

power.ti.com

Optical Networking

Security

www.ti.com/opticalnetwork

www.ti.com/security

www.ti.com/telephony

www.ti.com/video

microcontroller.ti.com

Low Power Wireless www.ti.com/lpw

Telephony

Video & Imaging

Wireless

www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265


型号：	SN74LS05DR
厂家：	TEXAS INSTRUMENTS
描述：	HEX INVERTER WITH OPEN-COLLECTOR OUTPUTS 六反相器与集电极开路输出栅极触发器逻辑集成电路光电二极管输出元件
文件：	总18页 (文件大小：547K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

SN74LS05DR [TI]

相关型号：

UL1042

ZXFV201

ZXFV201N14

ZXFV201N14TA

ZXFV201N14TC

ZXFV202E5

ZXFV202N8

ZXFV203N14

ZXFV301N16(1)

ZXFV302N16

ZXFV4089

ZXFV4089N8