SN74LV4051ADGVRG4 [TI]
8-CHANNEL ANALOG MULTIPLESERS/DEMULTIPLEXERS; 8通道模拟MULTIPLESERS /多路解复用器
| 型号： | SN74LV4051ADGVRG4 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 8-CHANNEL ANALOG MULTIPLESERS/DEMULTIPLEXERS |
| 文件： | 总21页 (文件大小：691K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ꢀꢁ ꢂꢃ ꢄꢅꢃ ꢆ ꢂ ꢇ ꢈꢉ ꢀꢁꢊ ꢃꢄꢅ ꢃꢆ ꢂꢇ ꢈ
ꢋ ꢌꢍꢎꢈ ꢁꢁꢏꢄ ꢈꢁꢈ ꢄꢐ ꢑ ꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ ꢙꢚꢏ ꢒꢓ ꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏ ꢘ ꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
SN54LV4051A . . . J OR W PACKAGE
SN74LV4051A . . . D, DB, DGV, N, NS, OR PW PACKAGE
(TOP VIEW)
D
D
2-V to 5.5-V V
Operation
CC
Support Mixed-Mode Voltage Operation on
All Ports
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Y4
Y6
COM
Y7
V
CC
D
D
D
D
D
High On-Off Output-Voltage Ratio
Low Crosstalk Between Switches
Individual Switch Controls
Y2
Y1
Y0
Y3
A
Extremely Low Input Current
Y5
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
INH
GND
GND
B
C
D
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
SN74LV4051A . . . RGY PACKAGE
(TOP VIEW)
− 1000-V Charged-Device Model (C101)
description/ordering information
1
16
These 8-channel CMOS analog multiplexers/
Y6
COM
Y7
Y5
INH
GND
15
14
13
12
11
10
2
3
4
5
6
7
Y2
Y1
Y0
Y3
A
demultiplexers are designed for 2-V to 5.5-V V
operation.
CC
The ’LV4051A devices handle both analog and
digital signals. Each channel permits signals with
amplitudes up to 5.5 V (peak) to be transmitted in
either direction.
B
8
9
Applications include signal gating, chopping,
modulation or demodulation (modem), and signal
multiplexing for analog-to-digital and digital-to-
analog conversion systems.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
Tube of 25
SN74LV4051AN
SN74LV4051AN
LW051A
QFN − RGY
Reel of 1000
Tube of 40
SN74LV4051ARGYR
SN74LV4051AD
SOIC − D
LV4051A
Reel of 2500
Reel of 2000
Reel of 2000
Tube of 90
SN74LV4051ADR
SN74LV4051ANSR
SN74LV4051ADBR
SN74LV4051APW
SN74LV4051APWR
SN74LV4051APWT
SN74LV4051ADGVR
SNJ54LV4051AJ
SOP − NS
74LV4051A
LW051A
−40°C to 85°C
SSOP − DB
Reel of 2000
Reel of 250
Reel of 2000
Tube of 25
TSSOP − PW
LW051A
TVSOP − DGV
CDIP − J
LW051A
SNJ54LV4051AJ
SNJ54LV4051AW
−55°C to 125°C
CFP − W
Tube of 150
SNJ54LV4051AW
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2005, Texas Instruments Incorporated
ꢓ ꢁ ꢄꢏꢀꢀ ꢐ ꢔꢎ ꢏꢘꢛ ꢕꢀ ꢏ ꢁ ꢐꢔꢏꢚ ꢜꢝ ꢞꢟ ꢠꢡꢢ ꢣꢤꢥ ꢦꢜ ꢢꢡ ꢦꢜꢧ ꢞꢦꢟ ꢖꢘ ꢐ ꢚ ꢓ ꢍꢔ ꢕꢐ ꢁ
ꢜ
ꢚ
ꢈ
ꢔ
ꢈ
ꢞꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢢ
ꢣ
ꢩ
ꢩ
ꢥ
ꢦ
ꢜ
ꢧ
ꢟ
ꢡ
ꢨ
ꢪ
ꢣ
ꢫ
ꢬ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢠ
ꢧ
ꢥ
ꢭ
ꢖ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢟ
ꢢ
ꢡ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢜ
ꢡ
ꢟ
ꢪ
ꢥ
ꢢ
ꢞ
ꢨ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢟ
ꢪ
ꢥ
ꢩ
ꢜ
ꢝ
ꢥ
ꢜ
ꢥ
ꢩ
ꢤ
ꢟ
ꢡ
ꢨ
ꢔ
ꢥ
ꢮ
ꢧ
ꢟ
ꢕ
ꢦ
ꢟ
ꢜ
ꢩ
ꢣ
ꢤ
ꢥ
ꢦ
ꢜ
ꢟ
ꢟ
ꢜ
ꢧ
ꢦ
ꢠ
ꢧꢩ
ꢠ
ꢯ
ꢧ
ꢩ
ꢩ
ꢧ
ꢦ
ꢜ
ꢰꢭ
ꢖ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢞ
ꢡ
ꢦ
ꢪꢧ ꢩ ꢧ ꢤ ꢥ ꢜ ꢥ ꢩ ꢟ ꢭ
ꢪ
ꢩ
ꢡ
ꢢ
ꢥ
ꢟ
ꢟ
ꢞ
ꢦ
ꢱ
ꢠ
ꢡ
ꢥꢟ
ꢦ
ꢡ
ꢜ
ꢦ
ꢥ
ꢢ
ꢥ
ꢟ
ꢟ
ꢧ
ꢩ
ꢞ
ꢬ
ꢰ
ꢞ
ꢦ
ꢢ
ꢬ
ꢣ
ꢠ
ꢥ
ꢜ
ꢥ
ꢟ
ꢜ
ꢞ
ꢦ
ꢱ
ꢡ
ꢨ
ꢧ
ꢬ
ꢬ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄꢅꢃ ꢆ ꢂꢇ ꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅ ꢃ ꢆꢂ ꢇ ꢈ
ꢋꢌ ꢍꢎꢈ ꢁ ꢁ ꢏꢄ ꢈ ꢁꢈ ꢄꢐ ꢑ ꢒꢓ ꢄꢔꢕ ꢖ ꢄ ꢏꢗ ꢏꢘ ꢀꢙ ꢚꢏꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
FUNCTION TABLE
INPUTS
ON
CHANNEL
INH
L
C
B
L
A
L
L
L
Y0
Y1
L
L
H
L
L
L
H
H
L
Y2
L
L
H
L
Y3
L
H
H
H
H
X
Y4
L
L
H
L
Y5
L
H
H
X
Y6
L
H
X
Y7
H
None
logic diagram (positive logic)
3
13
14
COM
Y0
11
A
Y1
15
12
Y2
Y3
Y4
Y5
Y6
Y7
10
B
1
5
9
C
2
4
6
INH
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅꢃ ꢆ ꢂ ꢇ ꢈꢉ ꢀꢁ ꢊꢃ ꢄꢅ ꢃꢆ ꢂꢇ ꢈ
ꢋ ꢌꢍꢎꢈ ꢁꢁꢏꢄ ꢈꢁꢈ ꢄꢐ ꢑ ꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ ꢙꢚꢏ ꢒꢓ ꢄꢔ ꢕ ꢖꢄ ꢏꢗ ꢏ ꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7.0 V
CC
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7.0 V
I
Switch I/O voltage range, V (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V
+ 0.5 V
IO
CC
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −20 mA
IK
I
I/O diode current, I
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA
IOK IO
Switch through current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA
T
IO
CC
CC
Continuous current through V
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Package thermal impedance, θ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73°C/W
JA
(see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82°C/W
(see Note 3): DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120°C/W
(see Note 3): N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W
(see Note 3): NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64°C/W
(see Note 3): PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108°C/W
(see Note 4): RGY package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39°C/W
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
4. The package thermal impedance is calculated in accordance with JESD 51-5.
recommended operating conditions (see Note 5)
SN54LV4051A
MIN MAX
SN74LV4051A
MIN MAX
UNIT
‡
‡
V
V
Supply voltage
2
5.5
2
5.5
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 2 V
1.5
1.5
= 2.3 V to 2.7 V
= 3 V to 3.6 V
= 4.5 V to 5.5 V
= 2 V
V
ꢀ 0.7
ꢀ 0.7
ꢀ 0.7
V
CC
ꢀ 0.7
ꢀ 0.7
ꢀ 0.7
High-level input voltage,
control inputs
CC
V
V
IH
V
CC
V
CC
V
CC
V
CC
0.5
0.5
= 2.3 V to 2.7 V
= 3 V to 3.6 V
= 4.5 V to 5.5 V
V
ꢀ 0.3
ꢀ 0.3
ꢀ 0.3
5.5
V
CC
ꢀ 0.3
ꢀ 0.3
ꢀ 0.3
5.5
Low-level input voltage,
control inputs
CC
V
IL
V
CC
V
CC
V
CC
V
CC
V
V
Control input voltage
Input/output voltage
0
0
0
0
V
V
I
V
V
CC
IO
CC
V
CC
V
CC
V
CC
= 2.3 V to 2.7 V
= 3 V to 3.6 V
= 4.5 V to 5.5 V
200
200
100
20
100
20
∆t/∆v Input transition rise or fall rate
Operating free-air temperature
ns/V
T
A
−55
125
−40
85
°C
‡
With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals
be transmitted at these low supply voltages.
NOTE 5: All unused inputs of the device must be held at V
or GND to ensure proper device operation. Refer to TI application report Implications
of Slow or Floating CMOS Inputs, literature number SCBA004.
CC
ꢖ
ꢘ
ꢐ
ꢚ
ꢓ
ꢍ
ꢔ
ꢖ
ꢘ
ꢏ
ꢅ
ꢕ
ꢏ
ꢛ
ꢞ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢢ
ꢡ
ꢦ
ꢢ
ꢥ
ꢩ
ꢦ
ꢟ
ꢪ
ꢩ
ꢡ
ꢠ
ꢣ
ꢠꢥ ꢟ ꢞ ꢱꢦ ꢪꢝ ꢧ ꢟ ꢥ ꢡꢨ ꢠꢥ ꢲ ꢥ ꢬꢡ ꢪꢤꢥ ꢦꢜꢭ ꢍ ꢝꢧ ꢩꢧ ꢢꢜ ꢥꢩ ꢞꢟ ꢜꢞ ꢢ ꢠꢧ ꢜꢧ ꢧꢦ ꢠ ꢡꢜ ꢝꢥꢩ
ꢢ
ꢜ
ꢟ
ꢞ
ꢦ
ꢜ
ꢝ
ꢥ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢲ
ꢥ
ꢡ
ꢩ
ꢟ
ꢪ
ꢥ
ꢢ
ꢞ
ꢨ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢟ
ꢧ
ꢩ
ꢥ
ꢠ
ꢥ
ꢟ
ꢞ
ꢱ
ꢦ
ꢱ
ꢡ
ꢧ
ꢬ
ꢟ
ꢭ
ꢔ
ꢥ
ꢮ
ꢧ
ꢟ
ꢕ
ꢦ
ꢟ
ꢜ
ꢩ
ꢣ
ꢤ
ꢥ
ꢦ
ꢢ ꢝꢧ ꢦ ꢱꢥ ꢡꢩ ꢠꢞ ꢟ ꢢ ꢡꢦ ꢜꢞ ꢦꢣꢥ ꢜ ꢝꢥ ꢟ ꢥ ꢪꢩ ꢡꢠ ꢣꢢꢜ ꢟ ꢯ ꢞꢜꢝ ꢡꢣꢜ ꢦꢡꢜ ꢞꢢꢥ ꢭ
ꢜ
ꢟ
ꢩ
ꢥ
ꢟ
ꢥ
ꢩ
ꢲ
ꢥ
ꢟ
ꢜ
ꢝ
ꢥ
ꢩ
ꢞ
ꢱ
ꢝ
ꢜ
ꢜ
ꢡ
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄꢅꢃ ꢆ ꢂꢇ ꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅ ꢃ ꢆꢂ ꢇ ꢈ
ꢋꢌ ꢍꢎꢈ ꢁ ꢁ ꢏꢄ ꢈ ꢁꢈ ꢄꢐ ꢑ ꢒꢓ ꢄꢔꢕ ꢖ ꢄ ꢏꢗ ꢏꢘ ꢀꢙ ꢚꢏꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
T
A
= 25°C
TYP
38
SN54LV4051A SN74LV4051A
TEST
CONDITIONS
PARAMETER
UNIT
V
CC
MIN
MAX
180
150
75
MIN
MAX
225
190
100
600
225
125
40
MIN
MAX
225
190
100
600
225
125
40
2.3 V
3 V
I
= 2 mA,
T
I
INH
On-state
switch resistance
V = V
V
or GND,
CC
30
r
r
Ω
on
= V
IL
4.5 V
2.3 V
3 V
22
(see Figure 1)
113
54
500
180
100
30
I
T
= 2 mA,
V = V
to GND,
to GND,
Peak on-state resistance
Ω
I
CC
on(p)
V
= V
IL
INH
4.5 V
2.3 V
3 V
31
2.1
1.4
1.3
Difference in
on-state resistance
between switches
I = 2 mA,
T
I CC
20
30
30
V = V
V
∆r
Ω
on
= V
IL
INH
4.5 V
15
20
20
0 to
5.5 V
I
I
Control input current
V = 5.5 V or GND
I
0.1
1
1
µA
V = V
and
= GND, or
I
CC
V
O
Off-state switch
leakage current
V = GND and
I
I
5.5 V
0.1
1
1
µA
µA
S(off)
V
V
= V
= V
,
O
INH
CC
IH
(see Figure 2)
V = V or GND,
I
CC
On-state switch
leakage current
I
I
V
= V
5.5 V
0.1
1
1
S(on)
INH
IL
(see Figure 3)
Supply current
V = V
or GND
5.5 V
3.3 V
20
20
µA
CC
I
CC
C
Control input capacitance
f = 10 MHz
2
pF
IC
IS
Common
terminal capacitance
C
3.3 V
23.4
pF
C
C
Switch terminal capacitance
Feedthrough capacitance
3.3 V
3.3 V
5.7
0.5
pF
pF
OS
F
switching characteristics over recommended operating free-air temperature range,
= 2.5 V 0.2 V (unless otherwise noted)
V
CC
T = 25°C
A
SN54LV4051A SN74LV4051A
FROM
(INPUT)
TO
TEST
PARAMETER
UNIT
ns
(OUTPUT) CONDITIONS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
t
t
Propagation
delay time
C
= 15 pF,
(see Figure 4)
PLH
PHL
L
COM or Yn Yn or COM
1.9
6.6
10
16
16
t
t
Enable
delay time
C
= 15 pF,
(see Figure 5)
PZH
PZL
L
INH
INH
COM or Yn
COM or Yn
18
18
12
28
28
23
23
18
35
35
23
23
18
35
35
ns
t
t
Disable
delay time
C
= 15 pF,
(see Figure 5)
PHZ
PLZ
L
7.4
ns
t
t
Propagation
delay time
C
= 50 pF,
(see Figure 5)
PLH
PHL
L
COM or Yn Yn or COM
3.8
ns
t
t
Enable
delay time
C
= 50 pF,
(see Figure 5)
PZH
PZL
L
INH
INH
COM or Yn
COM or Yn
7.8
ns
t
t
Disable
delay time
C
= 50 pF,
(see Figure 5)
PHZ
PLZ
L
11.5
ns
ꢖ
ꢘ
ꢐ
ꢚ
ꢓ
ꢍ
ꢔ
ꢖ
ꢘ
ꢏ
ꢅ
ꢕ
ꢏ
ꢛ
ꢞ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢢ
ꢡ
ꢦ
ꢢ
ꢥ
ꢩ
ꢦ
ꢟ
ꢪ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢟ
ꢞ
ꢦ
ꢜ
ꢝ
ꢥ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢲ
ꢥ
ꢡ
ꢩ
ꢠ
ꢥ
ꢟ
ꢥ
ꢧ
ꢞ
ꢢ
ꢦ
ꢱ
ꢦ
ꢪ
ꢝ
ꢦ
ꢠ
ꢧ
ꢟ
ꢟ
ꢢ
ꢥ
ꢧ
ꢡ
ꢡ
ꢨ
ꢠ
ꢥ
ꢦ
ꢲ
ꢥ
ꢱ
ꢟ
ꢬ
ꢡ
ꢡ
ꢧ
ꢥ
ꢪ
ꢬ
ꢪ
ꢤ
ꢥ
ꢔ
ꢠ
ꢦ
ꢥ
ꢣ
ꢜ
ꢭ
ꢮ
ꢢ
ꢍ
ꢝ
ꢦ
ꢞ
ꢧ
ꢟ
ꢜ
ꢩ
ꢜ
ꢝ
ꢧ
ꢢ
ꢜ
ꢤ
ꢥ
ꢩ
ꢥ
ꢦ
ꢞ
ꢦ
ꢟ
ꢜ
ꢡ
ꢜ
ꢟ
ꢜ
ꢞ
ꢢ
ꢩ
ꢢ
ꢠ
ꢧ
ꢩ
ꢜ
ꢲ
ꢧ
ꢥ
ꢧ
ꢦ
ꢥ
ꢠ
ꢡ
ꢜ
ꢝ
ꢜ
ꢥ
ꢩ
ꢟ
ꢪ
ꢞ
ꢨ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢩ
ꢥ
ꢠ
ꢥ
ꢣ
ꢟ
ꢞ
ꢱ
ꢟ
ꢭ
ꢧ
ꢜ
ꢟ
ꢕ
ꢩ
ꢣ
ꢥ
ꢟ
ꢥ
ꢟ
ꢜ
ꢝ
ꢩ
ꢞ
ꢱ
ꢝ
ꢜ
ꢡ
ꢢ
ꢝ
ꢱ
ꢥ
ꢡ
ꢩ
ꢞ
ꢟ
ꢦ
ꢜ
ꢞ
ꢦ
ꢥ
ꢜ
ꢝ
ꢥ
ꢩ
ꢡ
ꢟ
ꢯ
ꢡ
ꢣ
ꢜ
ꢞ
ꢥ
ꢭ
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅꢃ ꢆ ꢂ ꢇ ꢈꢉ ꢀꢁ ꢊꢃ ꢄꢅ ꢃꢆ ꢂꢇ ꢈ
ꢋ ꢌꢍꢎꢈ ꢁꢁꢏꢄ ꢈꢁꢈ ꢄꢐ ꢑ ꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ ꢙꢚꢏ ꢒꢓ ꢄꢔ ꢕ ꢖꢄ ꢏꢗ ꢏ ꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
switching characteristics over recommended operating free-air temperature range,
= 3.3 V 0.3 V (unless otherwise noted)
V
CC
T = 25°C
A
SN54LV4051A SN74LV4051A
FROM
(INPUT)
TO
TEST
PARAMETER
UNIT
ns
(OUTPUT) CONDITIONS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
t
t
Propagation
delay time
C
= 15 pF,
(see Figure 4)
PLH
PHL
L
COM or Yn Yn or COM
1.2
4.7
5.7
2.5
5.5
8.8
6
10
10
t
t
Enable
delay time
C
= 15 pF,
(see Figure 5)
PZH
PZL
L
INH
INH
COM or Yn
COM or Yn
12
12
9
15
15
12
25
25
15
15
12
25
25
ns
t
t
Disable
delay time
C
= 15 pF,
(see Figure 5)
PHZ
PLZ
L
ns
t
t
Propagation
delay time
C
= 50 pF,
(see Figure 4)
PLH
PHL
L
COM or Yn Yn or COM
ns
t
t
Enable
delay time
C
= 50 pF,
(see Figure 5)
PZH
PZL
L
INH
INH
COM or Yn
COM or Yn
20
20
ns
t
t
Disable
delay time
C
= 50 pF,
(see Figure 5)
PHZ
PLZ
L
ns
switching characteristics over recommended operating free-air temperature range,
= 5 V 0.5 V (unless otherwise noted)
V
CC
T = 25°C
A
SN54LV4051A SN74LV4051A
FROM
(INPUT)
TO
TEST
PARAMETER
UNIT
ns
(OUTPUT) CONDITIONS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
t
t
Propagation
delay time
C
= 15 pF,
(see Figure 4)
PLH
PHL
L
COM or Yn Yn or COM
0.6
3.5
4.4
1.5
4
4
7
7
t
t
Enable
delay time
C
= 15 pF,
(see Figure 5)
PZH
PZL
L
INH
INH
COM or Yn
COM or Yn
8
8
10
10
8
10
10
8
ns
t
t
Disable
delay time
C
= 15 pF,
(see Figure 5)
PHZ
PLZ
L
ns
t
t
Propagation
delay time
C
= 50 pF,
(see Figure 4)
PLH
PHL
L
COM or Yn Yn or COM
6
ns
t
t
Enable
delay time
C
= 50 pF,
(see Figure 5)
PZH
PZL
L
INH
INH
COM or Yn
COM or Yn
14
14
18
18
18
18
ns
t
t
Disable
delay time
C
= 50 pF,
(see Figure 5)
PHZ
PLZ
L
6.2
ns
ꢖ
ꢘ
ꢐ
ꢚ
ꢓ
ꢍ
ꢔ
ꢖ
ꢘ
ꢏ
ꢅ
ꢕ
ꢏ
ꢛ
ꢞ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢢ
ꢡ
ꢦ
ꢢ
ꢥ
ꢩ
ꢦ
ꢟ
ꢪ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢟ
ꢞ
ꢦ
ꢜ
ꢝ
ꢥ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢲ
ꢥ
ꢡ
ꢩ
ꢠ
ꢥ
ꢟ
ꢥ
ꢧ
ꢞ
ꢢ
ꢦ
ꢱ
ꢦ
ꢪ
ꢝ
ꢦ
ꢠ
ꢧ
ꢟ
ꢟ
ꢢ
ꢥ
ꢧ
ꢡ
ꢡ
ꢨ
ꢠ
ꢥ
ꢦ
ꢲ
ꢥ
ꢱ
ꢟ
ꢬ
ꢡ
ꢡ
ꢧ
ꢥ
ꢪ
ꢬ
ꢪ
ꢤ
ꢥ
ꢔ
ꢠ
ꢦ
ꢥ
ꢣ
ꢜ
ꢭ
ꢮ
ꢢ
ꢍ
ꢝ
ꢦ
ꢞ
ꢧ
ꢟ
ꢜ
ꢩ
ꢜ
ꢝ
ꢧ
ꢢ
ꢜ
ꢤ
ꢥ
ꢩ
ꢥ
ꢦ
ꢞ
ꢦ
ꢟ
ꢜ
ꢡ
ꢜ
ꢟ
ꢜ
ꢞ
ꢢ
ꢩ
ꢢ
ꢠ
ꢧ
ꢩ
ꢜ
ꢲ
ꢧ
ꢥ
ꢧ
ꢦ
ꢥ
ꢠ
ꢡ
ꢜ
ꢝ
ꢜ
ꢥ
ꢩ
ꢟ
ꢪ
ꢞ
ꢨ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢩ
ꢥ
ꢠ
ꢥ
ꢣ
ꢟ
ꢞ
ꢱ
ꢟ
ꢭ
ꢧ
ꢜ
ꢟ
ꢕ
ꢩ
ꢣ
ꢥ
ꢟ
ꢥ
ꢟ
ꢜ
ꢝ
ꢩ
ꢞ
ꢱ
ꢝ
ꢜ
ꢡ
ꢢ
ꢝ
ꢱ
ꢥ
ꢡ
ꢩ
ꢞ
ꢟ
ꢦ
ꢜ
ꢞ
ꢦ
ꢥ
ꢜ
ꢝ
ꢥ
ꢩ
ꢡ
ꢟ
ꢯ
ꢡ
ꢣ
ꢜ
ꢞ
ꢥ
ꢭ
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄꢅꢃ ꢆ ꢂꢇ ꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅ ꢃ ꢆꢂ ꢇ ꢈ
ꢋꢌ ꢍꢎꢈ ꢁ ꢁ ꢏꢄ ꢈ ꢁꢈ ꢄꢐ ꢑ ꢒꢓ ꢄꢔꢕ ꢖ ꢄ ꢏꢗ ꢏꢘ ꢀꢙ ꢚꢏꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
analog switch characteristics over recommended operating free-air temperature range (unless
otherwise noted)
T
A
= 25°C
TYP
20
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
TEST CONDITIONS
V
UNIT
CC
MIN
MAX
2.3 V
3 V
C
R
= 50 pF,
= 600 Ω,
= 1 MHz (sine wave)
(see Note 6 and Figure 6)
L
L
Frequency response
(switch on)
25
COM or Yn
INH
Yn or COM
COM or Yn
Yn or COM
MHz
f
in
4.5 V
2.3 V
3 V
35
20
35
C
R
= 50 pF,
= 600 Ω,
= 1 MHz (square wave)
(see Figure 7)
L
L
Crosstalk
(control input to signal output)
mV
dB
f
in
4.5 V
2.3 V
3 V
60
−45
−45
−45
C
R
= 50 pF,
= 600 Ω,
= 1 MHz
L
L
Feedthrough attenuation
(switch off)
COM or Yn
f
in
4.5 V
(see Note 7 and Figure 8)
C
R
= 50 pF,
= 10 kΩ,
= 1 kHz
2.3 V
3 V
0.1
0.1
0.1
V = 2 V
p-p
L
L
I
V = 2.5 V
I p-p
Sine-wave distortion
COM or Yn
Yn or COM
f
in
%
(sine wave)
4.5 V
V = 4 V
I p-p
(see Figure 9)
NOTES: 6. Adjust f voltage to obtain 0-dBm output. Increase f frequency until dB meter reads −3 dB.
in in
7. Adjust f voltage to obtain 0-dBm input.
in
operating characteristics, V
= 3.3 V, T = 25°C
A
CC
PARAMETER
TEST CONDITIONS
= 50 pF, f = 10 MHz
TYP
UNIT
C
Power dissipation capacitance
C
5.9
pF
pd
L
PARAMETER MEASUREMENT INFORMATION
V
CC
V
INH
= V
IL
V
CC
V = V
I CC
or GND
V
O
(ON)
GND
VI – VO
2 10–3
ron
+
W
2 mA
V
V − V
I
O
Figure 1. On-State Resistance Test Circuit
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅꢃ ꢆ ꢂ ꢇ ꢈꢉ ꢀꢁ ꢊꢃ ꢄꢅ ꢃꢆ ꢂꢇ ꢈ
ꢋ ꢌꢍꢎꢈ ꢁꢁꢏꢄ ꢈꢁꢈ ꢄꢐ ꢑ ꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ ꢙꢚꢏ ꢒꢓ ꢄꢔ ꢕ ꢖꢄ ꢏꢗ ꢏ ꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
PARAMETER MEASUREMENT INFORMATION
V
CC
V
INH
= V
IH
V
CC
A
V
I
V
O
(OFF)
GND
Condition 1: V = 0, V = V
CC
I
O
Condition 2: V = V , V = 0
I
CC
O
Figure 2. Off-State Switch Leakage-Current Test Circuit
V
CC
V
INH
= V
IL
V
CC
A
V
I
Open
(ON)
GND
V = V
I CC
or GND
Figure 3. On-State Switch Leakage-Current Test Circuit
V
CC
V
INH
= V
IL
V
CC
Input
Output
(ON)
GND
50 Ω
C
L
Figure 4. Propagation Delay Time, Signal Input to Signal Output
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄꢅꢃ ꢆ ꢂꢇ ꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅ ꢃ ꢆꢂ ꢇ ꢈ
ꢋꢌ ꢍꢎꢈ ꢁ ꢁ ꢏꢄ ꢈ ꢁꢈ ꢄꢐ ꢑ ꢒꢓ ꢄꢔꢕ ꢖ ꢄ ꢏꢗ ꢏꢘ ꢀꢙ ꢚꢏꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
PARAMETER MEASUREMENT INFORMATION
V
CC
TEST
S1
S2
50 Ω
t
t
/t
GND
V
CC
GND
PLZ PZL
/t
V
INH
V
CC
PHZ PZH
V
CC
1 kΩ
V
I
V
O
S2
S1
C
L
GND
TEST CIRCUIT
50%
V
CC
V
CC
V
INH
50%
0 V
0 V
t
t
PZH
PZL
≈V
CC
V
OH
V
O
50%
50%
V
OL
≈0 V
(t
, t )
PZL PZH
V
CC
V
CC
V
INH
50%
50%
0 V
0 V
t
t
PHZ
PLZ
≈V
CC
V
OH
V
OH
− 0.3 V
V
O
V
OL
+ 0.3 V
V
≈0 V
OL
(t
, t
)
PLZ PHZ
VOLTAGE WAVEFORMS
Figure 5. Switching Time (t
, t
t
, t
), Control to Signal Output
PZL PLZ, PZH PHZ
V
CC
V
INH
= GND
0.1 µF
V
CC
V
I
f
V
O
in
50 Ω
(ON)
GND
R
C
L
L
V
CC
/2
NOTE A: f is a sine wave.
in
Figure 6. Frequency Response (Switch On)
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅꢃ ꢆ ꢂ ꢇ ꢈꢉ ꢀꢁ ꢊꢃ ꢄꢅ ꢃꢆ ꢂꢇ ꢈ
ꢋ ꢌꢍꢎꢈ ꢁꢁꢏꢄ ꢈꢁꢈ ꢄꢐ ꢑ ꢒ ꢓꢄꢔ ꢕꢖ ꢄꢏ ꢗꢏꢘꢀ ꢙꢚꢏ ꢒꢓ ꢄꢔ ꢕ ꢖꢄ ꢏꢗ ꢏ ꢘꢀ
SCLS428H − MAY 1999 − REVISED APRIL 2005
PARAMETER MEASUREMENT INFORMATION
V
CC
V
INH
50 Ω
V
CC
V
O
GND
R
C
L
L
600 Ω
V
CC
/2
V
CC
/2
Figure 7. Crosstalk (Control Input, Switch Output)
V
CC
V
INH
= V
CC
0.1 µF
V
CC
V
I
f
in
V
O
(OFF)
GND
R
C
L
L
50 Ω
600 Ω
V
CC
/2
V
CC
/2
Figure 8. Feedthrough Attenuation (Switch Off)
V
CC
V
INH
= GND
10 µF
10 µF
V
CC
f
in
600 Ω
V
O
(ON)
GND
C
L
R
L
V
CC
/2
Figure 9. Sine-Wave Distortion
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
4-Jun-2007
PACKAGING INFORMATION
Orderable Device
SN74LV4051AD
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
SOIC
D
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74LV4051ADBR
SN74LV4051ADBRE4
SN74LV4051ADBRG4
SN74LV4051ADE4
SN74LV4051ADG4
SN74LV4051ADGVR
SN74LV4051ADGVRE4
SN74LV4051ADGVRG4
SN74LV4051ADR
SSOP
SSOP
SSOP
SOIC
DB
DB
DB
D
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SOIC
D
40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
TVSOP
TVSOP
TVSOP
SOIC
DGV
DGV
DGV
D
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74LV4051ADRE4
SN74LV4051ADRG4
SN74LV4051AN
SOIC
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SOIC
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
PDIP
N
25
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
SN74LV4051ANE4
SN74LV4051ANSR
SN74LV4051ANSRE4
SN74LV4051ANSRG4
SN74LV4051APW
PDIP
N
25
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
SO
NS
NS
NS
PW
PW
PW
PW
PW
PW
PW
PW
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SO
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SO
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74LV4051APWE4
SN74LV4051APWG4
SN74LV4051APWR
SN74LV4051APWRE4
SN74LV4051APWRG4
SN74LV4051APWT
SN74LV4051APWTE4
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
4-Jun-2007
Orderable Device
SN74LV4051APWTG4
SN74LV4051ARGYR
SN74LV4051ARGYRG4
Status (1)
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
TSSOP
PW
16
16
16
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
QFN
QFN
RGY
RGY
1000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
1000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
4-Oct-2007
TAPE AND REEL BOX INFORMATION
Device
Package Pins
Site
Reel
Reel
A0 (mm)
B0 (mm)
K0 (mm)
P1
W
Pin1
Diameter Width
(mm) (mm) Quadrant
(mm)
330
330
330
330
330
180
(mm)
16
SN74LV4051ADBR
SN74LV4051ADGVR
SN74LV4051ADR
DB
DGV
D
16
16
16
16
16
16
SITE 41
SITE 41
SITE 27
SITE 41
SITE 41
SITE 41
8.2
6.8
6.5
8.2
7.0
3.8
6.6
4.0
2.5
1.6
2.1
2.5
1.6
1.5
12
8
16
16
16
16
12
12
Q1
Q1
Q1
Q1
Q1
Q1
12
16
10.3
10.5
5.6
8
SN74LV4051ANSR
SN74LV4051APWR
SN74LV4051ARGYR
NS
16
12
8
PW
RGY
12
12
4.3
8
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
4-Oct-2007
Device
Package
Pins
Site
Length (mm) Width (mm) Height (mm)
SN74LV4051ADBR
SN74LV4051ADGVR
SN74LV4051ADR
DB
DGV
D
16
16
16
16
16
16
SITE 41
SITE 41
SITE 27
SITE 41
SITE 41
SITE 41
346.0
346.0
342.9
346.0
346.0
190.0
346.0
346.0
336.6
346.0
346.0
212.7
33.0
29.0
28.58
33.0
SN74LV4051ANSR
SN74LV4051APWR
SN74LV4051ARGYR
NS
PW
RGY
29.0
31.75
Pack Materials-Page 2
MECHANICAL DATA
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000
DGV (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
24 PINS SHOWN
0,23
0,13
M
0,07
0,40
24
13
0,16 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
0°–ā8°
0,75
1
12
0,50
A
Seating Plane
0,08
0,15
0,05
1,20 MAX
PINS **
14
16
20
24
38
48
56
DIM
A MAX
A MIN
3,70
3,50
3,70
3,50
5,10
4,90
5,10
4,90
7,90
7,70
9,80
9,60
11,40
11,20
4073251/E 08/00
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: 24/48 Pins – MO-153
14/16/20/56 Pins – MO-194
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
28 PINS SHOWN
0,38
0,22
0,65
28
M
0,15
15
0,25
0,09
5,60
5,00
8,20
7,40
Gage Plane
1
14
0,25
A
0°–ā8°
0,95
0,55
Seating Plane
0,10
2,00 MAX
0,05 MIN
PINS **
14
16
20
24
28
30
38
DIM
6,50
5,90
6,50
5,90
7,50
8,50
7,90
10,50
9,90
10,50 12,90
A MAX
A MIN
6,90
9,90
12,30
4040065 /E 12/01
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
M
0,10
0,65
14
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°–8°
A
0,75
0,50
Seating Plane
0,10
0,15
0,05
1,20 MAX
PINS **
8
14
16
20
24
28
DIM
3,10
2,90
5,10
4,90
5,10
4,90
6,60
6,40
7,90
9,80
9,60
A MAX
A MIN
7,70
4040064/F 01/97
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily
performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should
provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties
may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business
practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its
representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in
connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Amplifiers
Data Converters
DSP
Applications
Audio
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
www.ti.com/audio
Automotive
Broadband
Digital Control
Military
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
interface.ti.com
logic.ti.com
Logic
Power Mgmt
Microcontrollers
RFID
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lpw
Telephony
Low Power
Wireless
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明