SN74LVC2G06 [TI]

DUAL INVERTER BUFFER/DRIVER WITH OPEN DRAIN OUTPUTS; 双逆变器缓冲/驱动器,具有漏极开路输出
SN74LVC2G06
型号: SN74LVC2G06
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

DUAL INVERTER BUFFER/DRIVER WITH OPEN DRAIN OUTPUTS
双逆变器缓冲/驱动器,具有漏极开路输出

驱动器 输出元件
文件: 总12页 (文件大小:316K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢊ  
ꢋꢌꢍ ꢄ ꢎꢁ ꢅꢏꢐ ꢑꢏ ꢐ ꢒꢌꢓ ꢓ ꢏꢐ ꢔꢋ ꢐꢎ ꢅ ꢏ ꢐ  
ꢕ ꢎꢑ ꢖ ꢗ ꢘꢏꢁ ꢙꢋꢐꢍꢎ ꢁ ꢗ ꢌꢑ ꢘ ꢌꢑꢀ  
SCES307E − AUGUST 2001 − REVISED SEPTEMBER 2003  
DBV OR DCK PACKAGE  
(TOP VIEW)  
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
D
D
D
D
D
Supports 5-V V  
Operation  
CC  
1A  
GND  
2A  
1Y  
V
2Y  
1
2
3
6
5
4
Max t of 3.4 ns at 3.3 V  
pd  
Low Power Consumption, 10-µA Max I  
CC  
CC  
24-mA Output Drive at 3.3 V  
YEA, YEP, YZA, OR YZP PACKAGE  
(BOTTOM VIEW)  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
OLP  
CC  
A
D
D
D
D
D
Typical V  
(Output V  
Undershoot)  
OHV  
OH  
3 4  
2 5  
1 6  
2A  
GND  
1A  
2Y  
>2 V at V  
= 3.3 V, T = 25°C  
CC  
A
V
CC  
Inputs and Open-Drain Outputs Accept  
Voltages up to 5.5 V  
1Y  
I
Supports Partial-Power-Down Mode  
off  
Operation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
This dual inverter buffer/driver is designed for 1.65-V to 5.5-V V  
operation.  
CC  
The output of the SN74LVC2G06 device is open drain and can be connected to other open-drain outputs to  
implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 32 mA.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
A
PACKAGE  
NanoStar− WCSP (DSBGA)  
0.17-mm Small Bump − YEA  
SN74LVC2G06YEAR  
SN74LVC2G06YZAR  
SN74LVC2G06YEPR  
SN74LVC2G06YZPR  
NanoFree− WCSP (DSBGA)  
0.17-mm Small Bump − YZA (Pb-free)  
−40°C to 85°C  
Tape and reel  
_ _ _CT_  
NanoStar− WCSP (DSBGA)  
0.23-mm Large Bump − YEP  
NanoFree− WCSP (DSBGA)  
0.23-mm Large Bump − YZP (Pb-free)  
SOT (SOT-23) − DBV  
SOT (SC-70) − DCK  
Tape and reel  
Tape and reel  
SN74LVC2G06DBVR  
SN74LVC2G06DCKR  
C06_  
CT_  
−40°C to 85°C  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.  
YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code,  
and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition  
(1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢑꢥ  
Copyright 2003, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
ꢣꢥ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈꢉꢊ  
ꢋ ꢌꢍꢄ ꢎ ꢁ ꢅꢏꢐ ꢑ ꢏꢐ ꢒꢌ ꢓꢓ ꢏꢐ ꢔꢋ ꢐꢎ ꢅ ꢏꢐ  
ꢕꢎ ꢑ ꢖ ꢗꢘꢏ ꢁꢙ ꢋꢐꢍ ꢎ ꢁ ꢗ ꢌꢑꢘ ꢌꢑ ꢀ  
SCES307E − AUGUST 2001 − REVISED SEPTEMBER 2003  
description/ordering information (continued)  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
NanoStarand NanoFreepackage technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
FUNCTION TABLE  
(each inverter)  
INPUT  
A
OUTPUT  
Y
H
L
L
H
logic diagram (positive logic)  
1
3
6
4
1A  
2A  
1Y  
2Y  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6.5 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6.5 V  
I
Voltage range applied to any output in the high-impedance or power-off state, V  
O
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6.5 V  
Voltage range applied to any output in the high or low state, V  
O
(see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6.5 V  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
IK  
OK  
I
Output clamp current, I  
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
O
Continuous output current, I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
Continuous current through V  
O
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA  
CC  
Package thermal impedance, θ (see Note 3): DBV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165°C/W  
JA  
DCK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259°C/W  
YEA/YZA package . . . . . . . . . . . . . . . . . . . . . . . . . . . 143°C/W  
YEP/YZP package . . . . . . . . . . . . . . . . . . . . . . . . . . . 123°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The value of V is provided in the recommended operating conditions table.  
CC  
3. The package thermal impedance is calculated in accordance with JESD 51-7.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢊ  
ꢋꢌꢍ ꢄ ꢎꢁ ꢅꢏꢐ ꢑꢏ ꢐ ꢒꢌꢓ ꢓ ꢏꢐ ꢔꢋ ꢐꢎ ꢅ ꢏ ꢐ  
ꢕ ꢎꢑ ꢖ ꢗ ꢘꢏꢁ ꢙꢋꢐꢍꢎ ꢁ ꢗ ꢌꢑ ꢘ ꢌꢑꢀ  
SCES307E − AUGUST 2001 − REVISED SEPTEMBER 2003  
recommended operating conditions (see Note 4)  
MIN  
1.65  
MAX  
UNIT  
Operating  
5.5  
V
Supply voltage  
V
CC  
IH  
Data retention only  
1.5  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 1.65 V to 1.95 V  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
0.65 × V  
1.7  
CC  
V
High-level input voltage  
V
V
2
= 4.5 V to 5.5 V  
= 1.65 V to 1.95 V  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
0.7 × V  
CC  
0.35 × V  
0.7  
0.8  
0.3 × V  
5.5  
5.5  
4
CC  
V
IL  
Low-level input voltage  
= 4.5 V to 5.5 V  
CC  
V
V
Input voltage  
0
0
V
V
I
Output voltage  
O
V
V
= 1.65 V  
= 2.3 V  
CC  
8
CC  
16  
I
Low-level output current  
mA  
OL  
V
CC  
= 3 V  
24  
V
CC  
V
CC  
V
CC  
V
CC  
= 4.5 V  
32  
= 1.8 V 0.15 V, 2.5 V 0.2 V  
= 3.3 V 0.3 V  
= 5 V 0.5 V  
20  
10  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
ns/V  
5
T
A
−40  
85  
°C  
NOTE 4: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
TYP  
PARAMETER  
TEST CONDITIONS  
V
MIN  
MAX  
0.1  
UNIT  
CC  
I
I
I
I
I
= 100 mA  
= 4 mA  
1.65 V to 5.5 V  
1.65 V  
OL  
OL  
OL  
OL  
OL  
0.45  
0.3  
= 8 mA  
2.3 V  
V
V
OL  
= 16 mA  
= 24 mA  
0.4  
3 V  
0.55  
4.5 V  
0 to 5.5 V  
0
0.55  
5
I
= 32 mA  
OL  
I
I
I
A inputs  
V = 5.5 V or GND  
mA  
mA  
mA  
mA  
pF  
I
I
V or V = 5.5 V  
10  
off  
I
O
V = 5.5 V or GND,  
I = 0  
O
1.65 V to 5.5 V  
3 V to 5.5 V  
3.3 V  
10  
CC  
I
I  
CC  
One input at V  
CC  
− 0.6 V,  
Other inputs at V  
CC  
or GND  
500  
C
V = V  
or GND  
= 3.3 V, T = 25°C.  
3.5  
i
I
CC  
All typical values are at V  
CC  
A
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈꢉꢊ  
ꢋ ꢌꢍꢄ ꢎ ꢁ ꢅꢏꢐ ꢑ ꢏꢐ ꢒꢌ ꢓꢓ ꢏꢐ ꢔꢋ ꢐꢎ ꢅ ꢏꢐ  
ꢕꢎ ꢑ ꢖ ꢗꢘꢏ ꢁꢙ ꢋꢐꢍ ꢎ ꢁ ꢗ ꢌꢑꢘ ꢌꢑ ꢀ  
SCES307E − AUGUST 2001 − REVISED SEPTEMBER 2003  
switching characteristics over recommended operating free-air temperature range (unless  
otherwise noted) (see Figure 1)  
V
= 1.8 V  
V
= 2.5 V  
V
= 3.3 V  
V
= 5 V  
CC  
0.15 V  
CC  
0.2 V  
CC  
0.3 V  
CC  
0.5 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN  
1.8  
MAX  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
2.9  
t
pd  
A
7.2  
1
3.9  
1
3.4  
1
ns  
Y
operating characteristics, T = 25°C  
A
V
CC  
= 1.8 V  
V
= 2.5 V  
V
CC  
= 3.3 V  
V
= 5 V  
CC  
TYP  
CC  
TYP  
PARAMETER  
TEST CONDITIONS  
f = 10 MHz  
UNIT  
TYP  
TYP  
C
Power dissipation capacitance  
2
2
3
4
pF  
pd  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢊ  
ꢋꢌꢍ ꢄ ꢎꢁ ꢅꢏꢐ ꢑꢏ ꢐ ꢒꢌꢓ ꢓ ꢏꢐ ꢔꢋ ꢐꢎ ꢅ ꢏ ꢐ  
ꢕ ꢎꢑ ꢖ ꢗ ꢘꢏꢁ ꢙꢋꢐꢍꢎ ꢁ ꢗ ꢌꢑ ꢘ ꢌꢑꢀ  
SCES307E − AUGUST 2001 − REVISED SEPTEMBER 2003  
PARAMETER MEASUREMENT INFORMATION  
(OPEN DRAIN)  
V
LOAD  
Open  
GND  
S1  
R
L
From Output  
Under Test  
TEST  
S1  
t
(see Notes E and F)  
(see Notes E and G)  
V
V
V
PZL  
LOAD  
LOAD  
LOAD  
C
L
t
R
PLZ  
L
(see Note A)  
t
/t  
PHZ PZH  
LOAD CIRCUIT  
INPUT  
V
M
V
C
V
R
V
CC  
LOAD  
L
L
V
I
t /t  
r f  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
5 V 0.5 V  
V
V
V
V
/2  
/2  
2 × V  
2 × V  
6 V  
1 kΩ  
500 Ω  
500 Ω  
500 Ω  
0.15 V  
0.15 V  
0.3 V  
2 ns  
2 ns  
2.5 ns  
2.5 ns  
30 pF  
30 pF  
50 pF  
50 pF  
CC  
CC  
CC  
CC  
CC  
CC  
3 V  
1.5 V  
/2  
V
CC  
V
CC  
2 × V  
CC  
0.3 V  
V
I
Timing Input  
Data Input  
V
M
0 V  
t
w
t
t
h
su  
V
I
V
I
V
M
V
M
Input  
V
M
V
M
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
V
V
I
I
Output  
Control  
V
M
V
M
V
M
V
M
Input  
0 V  
0 V  
t
t
t
t
t
PHL  
PZL  
PLZ  
+ V  
PLH  
PHL  
Output  
Waveform 1  
V
V
/2  
/2  
LOAD  
V
V
OH  
V
V
V
V
V
M
S1 at V  
(see Note B)  
M
Output  
M
LOAD  
V
V
OL  
OL  
OL  
t
t
t
PHZ  
PLH  
PZH  
Output  
Waveform 2  
V
V
V
LOAD  
OH  
− V  
LOAD/2  
S1 at V  
(see Note B)  
V
M
M
M
LOAD  
Output  
0 V  
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. includes probe and jig capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 .  
O
D. The outputs are measured one at a time with one transition per measurement.  
E. Since this device has open-drain outputs, t  
and t  
PZL  
are the same as t .  
pd  
PLZ  
F.  
G.  
t
t
is measured at V  
.
M
PZL  
PLZ  
is measured at V  
+ V .  
OL  
H. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MPDS114 – FEBRUARY 2002  
DCK (R-PDSO-G6)  
PLASTIC SMALL-OUTLINE PACKAGE  
0,30  
0,15  
M
0,10  
0,65  
6
4
0,13 NOM  
1,40 2,40  
1,10 1,80  
1
3
Gage Plane  
2,15  
1,85  
0,15  
0°–8°  
0,46  
0,26  
Seating Plane  
0,10  
1,10  
0,80  
0,10  
0,00  
4093553-3/D 01/02  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion.  
D. Falls within JEDEC MO-203  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, maskworkright, orotherTIintellectualpropertyrightrelatingtoanycombination, machine, orprocess  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2003, Texas Instruments Incorporated  

相关型号:

SN74LVC2G06-EP

DUAL INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
TI

SN74LVC2G06-Q1

DUAL INVERTER BUFFER/DRIVER WITH OPEN DRAIN OUTPUTS
TI

SN74LVC2G06DBVR

DUAL INVERTER BUFFER/DRIVER WITH OPEN DRAIN OUTPUTS
TI

SN74LVC2G06DBVRE4

具有漏极开路输出的 2 通道、1.65V 至 5.5V 反相器 | DBV | 6 | -40 to 125
TI

SN74LVC2G06DCKR

DUAL INVERTER BUFFER/DRIVER WITH OPEN DRAIN OUTPUTS
TI

SN74LVC2G06DCKRE4

具有漏极开路输出的 2 通道、1.65V 至 5.5V 反相器 | DCK | 6 | -40 to 125
TI

SN74LVC2G06DCKRG4

具有漏极开路输出的 2 通道、1.65V 至 5.5V 反相器 | DCK | 6 | -40 to 125
TI

SN74LVC2G06DCTR

LVC/LCX/Z SERIES, DUAL 1-INPUT INVERT GATE, PDSO8, TSSOP-8
TI

SN74LVC2G06DRYR

具有漏极开路输出的 2 通道、1.65V 至 5.5V 反相器 | DRY | 6 | -40 to 125
TI

SN74LVC2G06DSFR

Dual Inverter Buffer/Driver with Open-Drain Output 6-SON -40 to 125
TI

SN74LVC2G06MDCKREP

DUAL INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
TI

SN74LVC2G06QDBVRQ1

DUAL INVERTER BUFFER/DRIVER WITH OPEN DRAIN OUTPUTS
TI