SN74LVC32DB [TI]

8-BIT DUAL-SUPPLY BUS TRANSCEIVER; 8位双电源总线收发器
SN74LVC32DB
型号: SN74LVC32DB
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

8-BIT DUAL-SUPPLY BUS TRANSCEIVER
8位双电源总线收发器

总线收发器 栅极 逻辑集成电路 光电二极管
文件: 总22页 (文件大小:1055K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
www.ti.com  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
FEATURES  
Control Inputs VIH/VIL Levels Are Referenced  
to VCCA Voltage  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
VCC Isolation Feature – If Either VCC Input Is at  
GND, All Are in the High-Impedance State  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Fully Configurable Dual-Rail Design Allows  
Each Port to Operate Over the Full 1.65-V to  
5.5-V Power-Supply Range  
BKR  
ESD Protection Exceeds JESD 22  
4000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
1000-V Charged-Device Model (C101)  
DB, DGV, OR PW PACKAGE  
(TOP VIEW)  
RHL PACKAGE  
(TOP VIEW)  
V
DIR  
1
2
3
4
5
6
7
8
9
10  
24  
23  
22  
V
V
CCA  
CCB  
CCB  
1
24  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
OE  
23  
22  
21  
20  
19  
18  
17  
16  
15  
2
3
4
5
6
7
8
9
DIR  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
V
CCB  
21 B1  
20 B2  
19 B3  
18 B4  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
17  
16  
15  
B5  
B6  
B7  
GND 11  
GND 12  
14 B8  
A8 10  
GND  
13 GND  
14 B8  
11  
12  
13  
DESCRIPTION/ORDERING INFORMATION  
This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The  
SN74LVCH8T245 is optimized to operate with VCCA and VCCB set at 1.65 V to 5.5 V. The A port is designed to  
track VCCA. VCCA accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track VCCB. VCCB  
accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation  
between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVCH8T245RHLR  
SN74LVCH8T245DBR  
TOP-SIDE MARKING  
NJ245  
QFN – RHL  
SSOP – DB  
Reel of 1000  
Reel of 2000  
Tube of 60  
NJ245  
NJ245  
NJ245  
–40°C to 85°C  
SN74LVCH8T245PW  
TSSOP – PW  
TVSOP – DGV  
Reel of 2000  
Reel of 2000  
SN74LVCH8T245PWR  
SN74LVCH8T245DGVR  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2005–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
www.ti.com  
DESCRIPTION/ORDERING INFORMATION (CONTINUED)  
The SN74LVCH8T245 is designed for asynchronous communication between two data buses. The logic levels  
of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the  
A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A  
bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port  
outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or  
LOW level applied to prevent excess ICC and ICCZ  
.
The SN74LVCH8T245 is designed so that the control pins (DIR and OE) are supplied by VCCA  
.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown  
resistors with the bus-hold circuitry is not recommended.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
The VCC isolation feature ensures that if either VCC input is at GND, then both ports are in the high-impedance  
state.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
FUNCTION TABLE(1)  
(EACH 8-BIT SECTION)  
CONTROL INPUTS  
OUTPUT CIRCUITS  
OPERATION  
OE  
L
DIR  
L
A PORT  
Enabled  
Hi-Z  
B PORT  
Hi-Z  
B data to A bus  
A data to B bus  
Isolation  
L
H
Enabled  
Hi-Z  
H
X
Hi-Z  
(1) Input circuits of the data I/Os are always active.  
LOGIC DIAGRAM (POSITIVE LOGIC)  
2
3
DIR  
A1  
22  
21  
OE  
B1  
To Seven Other Channels  
2
Submit Documentation Feedback  
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
www.ti.com  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
Absolute Maximum Ratings(1)  
over operating free-air temperature range (unless otherwise noted)  
MIN  
MAX  
UNIT  
VCCA  
Supply voltage range  
VCCB  
–0.5  
6.5  
V
I/O ports (A port)  
I/O ports (B port)  
Control inputs  
A port  
–0.5  
–0.5  
–0.5  
–0.5  
–0.5  
6.5  
6.5  
6.5  
6.5  
6.5  
VI  
Input voltage range(2)  
V
Voltage range applied to any output  
VO  
VO  
V
V
in the high-impedance or power-off state(2)  
B port  
A port  
–0.5 VCCA + 0.5  
Voltage range applied to any output in the high or low state(2)(3)  
B port  
–0.5 VCCB + 0.5  
IIK  
IOK  
IO  
Input clamp current  
VI < 0  
–50  
–50  
±50  
±100  
70  
mA  
mA  
mA  
mA  
Output clamp current  
VO < 0  
Continuous output current  
Continuous current through each VCCA, VCCB, and GND  
DB package  
DGV package  
PW package  
RHL package  
58  
θJA  
Package thermal impedance(4)  
°C/W  
°C  
88  
43  
Tstg  
Storage temperature range  
–65  
150  
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating  
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.  
(3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.  
(4) The package thermal impedance is calculated in accordance with JESD 51-7.  
3
Submit Documentation Feedback  
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
www.ti.com  
Recommended Operating Conditions(1)(2)(3)  
VCCI  
VCCO  
MIN  
1.65  
MAX  
UNIT  
VCCA  
VCCB  
5.5  
5.5  
Supply voltage  
V
1.65  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
3 V to 3.6 V  
VCCI × 0.65  
1.7  
High-level  
input voltage  
VIH  
VIL  
VIH  
VIL  
Data inputs(4)  
Data inputs(4)  
V
2
4.5 V to 5.5 V  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
3 V to 3.6 V  
VCCI × 0.7  
VCCI × 0.35  
0.7  
Low-level  
input voltage  
V
V
V
0.8  
4.5 V to 5.5 V  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
3 V to 3.6 V  
VCCI × 0.3  
VCCA × 0.65  
1.7  
2
High-level  
input voltage  
Control inputs  
(referenced to VCCA  
(5)  
(5)  
)
)
4.5 V to 5.5 V  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
3 V to 3.6 V  
VCCA × 0.7  
VCCA × 0.35  
0.7  
Low-level  
input voltage  
Control inputs  
(referenced to VCCA  
0.8  
4.5 V to 5.5 V  
VCCA × 0.3  
VI  
Input voltage  
Control inputs  
Active state  
3-State  
0
0
0
5.5  
VCCO  
5.5  
–4  
V
V
Input/output  
voltage  
VI/O  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
3 V to 3.6 V  
–8  
IOH  
High-level output current  
mA  
mA  
–24  
–32  
4
4.5 V to 5.5 V  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
3 V to 3.6 V  
8
IOL  
Low-level output current  
Input transition  
24  
4.5 V to 5.5 V  
32  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
3 V to 3.6 V  
20  
20  
t/v  
Data inputs  
ns/V  
rise or fall rate  
10  
4.5 V to 5.5 V  
5
TA  
Operating free-air temperature  
–40  
85  
°C  
(1) VCCI is the VCC associated with the data input port.  
(2) VCCO is the VCC associated with the output port.  
(3) All unused control inputs of the device must be held at VCCA or GND to ensure proper device operation and minimize power  
consumption. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
(4) For VCCI values not specified in the data sheet, VIH min = VCCI × 0.7 V, VIL max = VCCI × 0.3 V.  
(5) For VCCA values not specified in the data sheet, VIH min = VCCA × 0.7 V, VIL max = VCCA × 0.3 V.  
4
Submit Documentation Feedback  
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
www.ti.com  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
Electrical Characteristics(1)(2)  
over recommended operating free-air temperature range (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
IOH = –100 µA,  
VCCA  
VCCB  
MIN TYP MAX  
MIN MAX UNIT  
VCCO – 0.1  
VI = VIH  
VI = VIH  
VI = VIH  
VI = VIH  
VI = VIH  
VI = VIL  
VI = VIL  
VI = VIL  
VI = VIL  
VI = VIL  
1.65 V to 4.5 V 1.65 V to 4.5 V  
IOH = –4 mA,  
IOH = –8 mA,  
IOH = –24 mA,  
IOH = –32 mA,  
IOL = 100 µA,  
IOL = 4 mA,  
1.65 V  
2.3 V  
3 V  
1.65 V  
2.3 V  
3 V  
1.2  
1.9  
2.4  
3.8  
VOH  
V
4.5 V  
4.5 V  
1.65 V to 4.5 V 1.65 V to 4.5 V  
0.1  
0.45  
0.3  
1.65 V  
2.3 V  
3 V  
1.65 V  
2.3 V  
3 V  
VOL  
IOL = 8 mA,  
V
IOL = 24 mA,  
IOL = 32 mA,  
0.55  
0.55  
4.5 V  
4.5 V  
Control  
inputs  
II  
VI = VCCA or GND  
1.65 V to 5.5 V 1.65 V to 5.5 V  
±0.5  
±1  
±2  
µA  
µA  
VI = 0.58 V  
VI = 0.7 V  
VI = 0.8 V  
VI = 0.1.35 V  
VI = 1.07 V  
VI = 1.7 V  
VI = 2 V  
1.65 V  
2.3 V  
3 V  
1.65 V  
2.3 V  
3 V  
15  
45  
(3)  
IBHL  
75  
4.5 V  
1.65 V  
2.3 V  
3 V  
4.5 V  
1.65 V  
2.3 V  
3 V  
100  
–15  
–45  
–75  
–100  
200  
300  
500  
900  
–200  
–300  
–500  
–900  
(4)  
IBHH  
µA  
µA  
µA  
VI = 3.15 V  
4.5 V  
1.95 V  
2.7 V  
3.6 V  
5.5 V  
1.95 V  
2.7 V  
3.6 V  
5.5 V  
0 V  
4.5 V  
1.95 V  
2.7 V  
3.6 V  
5.5 V  
1.95 V  
2.7 V  
3.6 V  
5.5 V  
0 to 5.5 V  
0 V  
(5)  
IBHLO  
VI = 0 to VCC  
(6)  
IBHHO  
VI = 0 to VCC  
A port  
B port  
±0.5  
±0.5  
±1  
±1  
±2  
±2  
Ioff  
VI or VO = 0 to 5.5 V  
µA  
µA  
0 to 5.5 V  
A or B  
port  
OE = VIH  
1.65 V to 5.5 V 1.65 V to 5.5 V  
±1  
±2  
VO = VCCO or GND,  
VI = VCCI or GND  
IOZ  
B port  
A port  
0 V  
5.5 V  
0 V  
±1  
±1  
±2  
±2  
20  
20  
–2  
20  
–2  
20  
30  
OE = don't  
care  
5.5 V  
1.65 V to 5.5 V 1.65 V to 5.5 V  
ICCA  
VI = VCCI or GND,  
IO = 0  
5 V  
0 V  
0 V  
5 V  
µA  
1.65 V to 5.5 V 1.65 V to 5.5 V  
ICCB  
VI = VCCI or GND,  
VI = VCCI or GND,  
IO = 0  
IO = 0  
5 V  
0 V  
0 V  
5 V  
µA  
µA  
ICCA + ICCB  
1.65 V to 5.5 V 1.65 V to 5.5 V  
(1) VCCO is the VCC associated with the output port.  
(2) VCCI is the VCC associated with the input port.  
(3) The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND  
and then raising it to VIL max.  
(4) The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to  
VCC and then lowering it to VIH min.  
(5) An external driver must source at least IBHLO to switch this node from low to high.  
(6) An external driver must sink at least IBHHO to switch this node from high to low.  
5
Submit Documentation Feedback  
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
www.ti.com  
Electrical Characteristics (continued)  
over recommended operating free-air temperature range (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
DIR at VCCA – 0.6 V,  
VCCA  
VCCB  
MIN TYP MAX  
MIN MAX UNIT  
ICCA DIR  
B port = open,  
3 V to 5.5 V  
3 V to 5.5 V  
50  
µA  
A port at VCCA or GND  
Control  
inputs  
Ci  
VI = VCCA or GND  
3.3 V  
3.3 V  
3.3 V  
3.3 V  
4
5
pF  
pF  
A or B  
port  
8.5  
10  
Cio  
VO = VCCA/B or GND  
Switching Characteristics  
over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 1)  
VCCB = 1.8 V  
± 0.15 V  
VCCB = 2.5 V  
VCCB = 3.3 V VCCB = 5 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
± 0.2 V  
± 0.3 V  
± 0.5 V  
PARAMETER  
UNIT  
MIN MAX  
MIN  
MAX  
MIN MAX  
MIN MAX  
tPLH  
tPHL  
tPLH  
tPHL  
tPHZ  
tPLZ  
tPHZ  
tPLZ  
tPZH  
tPZL  
tPZH  
tPZL  
A
B
A
A
B
A
B
1.7 21.9  
1.3  
9.2  
23.6  
29.4  
13.1  
23.8  
16  
1
7.4  
0.4  
7.1  
ns  
ns  
ns  
ns  
ns  
ns  
B
0.9 23.8  
1.5 29.6  
2.4 32.2  
0.8  
1.5  
1.9  
0.4  
1.5  
0.7 23.4  
1.5 29.3  
0.7 23.4  
1.4 29.2  
1.3 10.3  
0.4 23.7  
0.9 10.8  
OE  
OE  
OE  
OE  
1.7  
12  
0.4  
1.8  
24  
32  
0.4 23.7  
1.2 12.6  
Switching Characteristics  
over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)  
VCCB = 1.8 V  
± 0.15 V  
VCCB = 2.5 V  
VCCB = 3.3 V  
VCCB = 5 V  
± 0.5 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
± 0.2 V  
± 0.3 V  
PARAMETER  
UNIT  
MIN MAX  
MIN  
MAX  
MIN  
MAX MIN MAX  
tPLH  
tPHL  
tPLH  
tPHL  
tPHZ  
tPLZ  
tPHZ  
tPLZ  
tPZH  
tPZL  
tPZH  
tPZL  
A
B
A
A
B
A
B
1.5 21.4  
1.2  
9
9.1  
9
0.8  
6.2  
8.9  
9
0.6  
0.9  
1.4  
0.9  
1
4.8  
8.8  
9
ns  
ns  
ns  
ns  
ns  
ns  
B
1.2  
1.4  
9.3  
9
1
1.4  
1.8  
1
1
1.4  
1.7  
1
OE  
OE  
OE  
OE  
2.3 29.6  
11  
9.3  
10.9  
9.4  
6.9  
10.9  
6.9  
1
10.9  
10.9  
12.9  
1.7 28.2  
1.5  
1.2  
1
6
Submit Documentation Feedback  
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
www.ti.com  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
Switching Characteristics  
over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)  
VCCB = 1.8 V  
± 0.15 V  
VCCB = 2.5 V  
VCCB = 3.3 V  
VCCB = 5 V  
± 0.5 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
± 0.2 V  
± 0.3 V  
PARAMETER  
UNIT  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
tPLH  
tPHL  
tPLH  
tPHL  
tPHZ  
tPLZ  
tPHZ  
tPLZ  
tPZH  
tPZL  
tPZH  
tPZL  
A
B
A
A
B
A
B
1.5  
21.2  
1.1  
8.8  
0.8  
6.2  
0.5  
4.4  
6
ns  
ns  
ns  
ns  
ns  
ns  
B
0.8  
1.6  
2.1  
0.8  
1.8  
7.2  
8.2  
0.8  
1.6  
1.7  
0.8  
1.4  
6.2  
8.2  
0.7  
1.6  
1.5  
0.8  
1.1  
6.1  
8.2  
8.6  
8.1  
8.5  
0.6  
1.6  
0.8  
0.8  
0.9  
OE  
OE  
OE  
OE  
8.2  
6.3  
8.1  
6.4  
29  
10.3  
8.1  
8.1  
27.7  
12.4  
Switching Characteristics  
over recommended operating free-air temperature range, VCCA = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)  
VCC = 1.8 V  
± 0.15 V  
VCC = 2.5 V  
± 0.2 V  
VCC = 3.3 V  
± 0.3 V  
VCC = 5 V  
± 0.5 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
MIN MAX  
tPLH  
tPHL  
tPLH  
tPHL  
tPHZ  
tPLZ  
tPHZ  
tPLZ  
tPZH  
tPZL  
tPZH  
tPZL  
A
B
A
A
B
A
B
1.5  
21.4  
7
1
8.8  
4.8  
0.7  
6
4.5  
5.4  
8
0.4  
0.3  
0.3  
0.7  
0.7  
0.9  
4.2  
4.3  
5.4  
5.7  
6.4  
6
ns  
ns  
ns  
ns  
ns  
ns  
B
0.7  
0.3  
2
0.4  
0.3  
1.6  
0.7  
1.3  
0.3  
0.3  
1.4  
0.7  
1
OE  
OE  
OE  
OE  
5.4  
28.7  
6.4  
27.6  
5.4  
9.7  
0.7  
1.5  
6.4  
6.4  
8.1  
11.4  
Operating Characteristics  
TA = 25°C  
VCCA  
VCCB = 1.8 V  
=
VCCA  
VCCB = 2.5 V  
=
VCCA  
VCCB = 3.3 V  
=
VCCA =  
VCCB = 5 V  
TEST  
CONDITIONS  
PARAMETER  
UNIT  
TYP  
2
TYP  
2
TYP  
2
TYP  
3
A-port input, B-port output  
(1)  
CpdA  
CL = 0,  
f = 10 MHz,  
tr = tf = 1 ns  
B-port input, A-port output  
A-port input, B-port output  
12  
13  
2
13  
13  
2
13  
14  
2
16  
16  
3
pF  
(1)  
CpdB  
B-port input, A-port output  
(1) Power dissipation capacitance per transceiver  
7
Submit Documentation Feedback  
SN74LVCH8T245  
8-BIT DUAL-SUPPLY BUS TRANSCEIVER  
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS  
SCES637AAUGUST 2005REVISED FEBRUARY 2007  
www.ti.com  
PARAMETER MEASUREMENT INFORMATION  
2 × V  
CCO  
TEST  
S1  
S1  
R
L
Open  
GND  
t
Open  
pd  
From Output  
Under Test  
t
t
/t  
/t  
2 × V  
CCO  
GND  
PLZ PZL  
PHZ PZH  
C
L
R
L
(see Note A)  
t
w
LOAD CIRCUIT  
V
CCI  
V
CCI  
/2  
V
CCI  
/2  
Input  
C
L
V
TP  
R
L
V
CCO  
0 V  
1.8 V ± 0.15 V  
2.5 V ± 0.2 V  
3.3 V ± 0.3 V  
5 V ± 0.5 V  
2 kΩ  
2 kΩ  
2 kΩ  
2 kΩ  
0.15 V  
0.15 V  
0.3 V  
15 pF  
15 pF  
15 pF  
15 pF  
VOLTAGE WAVEFORMS  
PULSE DURATION  
0.3 V  
V
CCA  
Output  
Control  
(low-level  
enabling)  
V /2  
CCA  
V
CCA  
/2  
t
0 V  
t
PZL  
PLZ  
V
V
CCO  
Output  
Waveform 1  
V
CCI  
V
/2  
/2  
CCO  
Input  
V
CCI  
/2  
V
CCI  
/2  
V
+ V  
OL  
TP  
S1 at 2 × V  
CCO  
OL  
0 V  
(see Note B)  
t
t
PZH  
PHZ  
t
t
PHL  
PLH  
Output  
Waveform 2  
S1 at GND  
V
OH  
V
OH  
V
OH  
− V  
TP  
V
CCO  
Output  
V /2  
CCO  
V
CCO  
/2  
(see Note B)  
0 V  
V
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
NOTES: A. C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRRv10 MHz, Z = 50 , dv/dt 1 V/ns.  
O
D. The outputs are measured one at a time, with one transition per measurement.  
E.  
F.  
G.  
H.  
I.  
t
t
t
V
V
and t  
and t  
and t  
are the same as t  
.
dis  
.
PLZ  
PZL  
PLH  
PHZ  
are the same as t  
PZH  
en  
are the same as t .  
pd  
PHL  
is the V associated with the input port.  
CC  
CCI  
is the V associated with the output port.  
CCO  
CC  
J. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
8
Submit Documentation Feedback  
PACKAGE OPTION ADDENDUM  
www.ti.com  
27-Jul-2013  
PACKAGING INFORMATION  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4/5)  
74LVCH8T245DBQRG4  
74LVCH8T245DBRE4  
OBSOLETE  
ACTIVE  
SSOP  
SSOP  
DBQ  
24  
24  
TBD  
Call TI  
Call TI  
-40 to 85  
-40 to 85  
DB  
2000  
2000  
2000  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
NJ245  
74LVCH8T245DBRG4  
74LVCH8T245DGVRG4  
ACTIVE  
ACTIVE  
SSOP  
DB  
24  
24  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
CU NIPDAU  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
-40 to 85  
-40 to 85  
NJ245  
NJ245  
TVSOP  
DGV  
Green (RoHS  
& no Sb/Br)  
74LVCH8T245DWRG4  
74LVCH8T245NSRG4  
74LVCH8T245PWRE4  
OBSOLETE  
OBSOLETE  
ACTIVE  
SOIC  
SO  
DW  
NS  
24  
24  
24  
TBD  
TBD  
Call TI  
Call TI  
Call TI  
Call TI  
-40 to 85  
-40 to 85  
-40 to 85  
TSSOP  
PW  
2000  
2000  
1000  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
NJ245  
NJ245  
NJ245  
74LVCH8T245PWRG4  
74LVCH8T245RHLRG4  
ACTIVE  
ACTIVE  
TSSOP  
VQFN  
PW  
24  
24  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
CU NIPDAU  
Level-1-260C-UNLIM  
Level-2-260C-1 YEAR  
-40 to 85  
-40 to 85  
RHL  
Green (RoHS  
& no Sb/Br)  
SN74LVCH8T245DBQR  
SN74LVCH8T245DBR  
OBSOLETE  
ACTIVE  
SSOP  
SSOP  
DBQ  
DB  
24  
24  
TBD  
Call TI  
Call TI  
-40 to 85  
-40 to 85  
LVCH8T245  
NJ245  
2000  
2000  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
SN74LVCH8T245DGVR  
SN74LVCH8T245DGVRG  
ACTIVE  
ACTIVE  
TVSOP  
TVSOP  
DGV  
DGV  
24  
24  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Call TI  
Level-1-260C-UNLIM  
Call TI  
-40 to 85  
-40 to 85  
NJ245  
TBD  
SN74LVCH8T245DWR  
SN74LVCH8T245NSR  
SN74LVCH8T245PW  
OBSOLETE  
OBSOLETE  
ACTIVE  
SOIC  
SO  
DW  
NS  
24  
24  
24  
TBD  
TBD  
Call TI  
Call TI  
Call TI  
Call TI  
-40 to 85  
-40 to 85  
-40 to 85  
LVCH8T245  
LVCH8T245  
NJ245  
TSSOP  
PW  
60  
60  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
Level-1-260C-UNLIM  
SN74LVCH8T245PWE4  
SN74LVCH8T245PWG4  
SN74LVCH8T245PWR  
SN74LVCH8T245RHLR  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
TSSOP  
TSSOP  
TSSOP  
VQFN  
PW  
PW  
PW  
RHL  
24  
24  
24  
24  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-2-260C-1 YEAR  
-40 to 85  
-40 to 85  
-40 to 85  
-40 to 85  
NJ245  
NJ245  
NJ245  
NJ245  
60  
Green (RoHS  
& no Sb/Br)  
2000  
1000  
Green (RoHS  
& no Sb/Br)  
Green (RoHS  
& no Sb/Br)  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
27-Jul-2013  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.  
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation  
of the previous line and the two combined represent the entire Device Marking for that device.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
27-Jul-2013  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
SN74LVCH8T245DBR  
SSOP  
DB  
DGV  
PW  
24  
24  
24  
24  
2000  
2000  
2000  
1000  
330.0  
330.0  
330.0  
180.0  
16.4  
12.4  
16.4  
12.4  
8.2  
6.9  
8.8  
5.6  
8.3  
5.8  
2.5  
1.6  
1.6  
1.2  
12.0  
8.0  
8.0  
8.0  
16.0  
12.0  
16.0  
12.0  
Q1  
Q1  
Q1  
Q1  
SN74LVCH8T245DGVR TVSOP  
SN74LVCH8T245PWR TSSOP  
6.95  
3.8  
SN74LVCH8T245RHLR  
VQFN  
RHL  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
27-Jul-2013  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SPQ  
Length (mm) Width (mm) Height (mm)  
SN74LVCH8T245DBR  
SN74LVCH8T245DGVR  
SN74LVCH8T245PWR  
SN74LVCH8T245RHLR  
SSOP  
TVSOP  
TSSOP  
VQFN  
DB  
DGV  
PW  
24  
24  
24  
24  
2000  
2000  
2000  
1000  
367.0  
367.0  
367.0  
210.0  
367.0  
367.0  
367.0  
185.0  
38.0  
35.0  
38.0  
35.0  
RHL  
Pack Materials-Page 2  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest  
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale  
supplied at the time of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of  
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.  
Products  
Applications  
Audio  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
Medical  
Logic  
Security  
www.ti.com/security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense  
Video and Imaging  
www.ti.com/space-avionics-defense  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/omap  
OMAP Applications Processors  
Wireless Connectivity  
TI E2E Community  
e2e.ti.com  
www.ti.com/wirelessconnectivity  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2013, Texas Instruments Incorporated  

相关型号:

SN74LVC32DBLE

Quadruple 2-Input Positive-OR Gate 14-SSOP -40 to 85
TI

SN74LVC373A

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373A-EP

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
TI

SN74LVC373A-Q1

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
TI

SN74LVC373ADB

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373ADBLE

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373ADBR

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373ADBRE4

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373ADBRG4

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373ADGVR

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373ADGVRE4

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SN74LVC373ADGVRG4

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI