SN74S00NS [TI]
NAND Gate;
| 型号： | SN74S00NS |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | NAND Gate 栅 光电二极管 逻辑集成电路 |
| 文件： | 总31页 (文件大小：1266K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Sample &
Buy
Support &
Community
Product
Folder
Tools &
Software
Technical
Documents
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
SNx400, SNx4LS00, and SNx4S00 Quadruple 2-Input Positive-NAND Gates
1 Features
3 Description
The SNx4xx00 devices contain four independent,
2-input NAND gates. The devices perform the
Boolean function Y = A × B or Y = A + B in positive
logic.
1
•
Package Options Include:
–
–
–
–
–
–
Plastic Small-Outline (D, NS, PS)
Shrink Small-Outline (DB)
Ceramic Flat (W)
Device Information(1)
Ceramic Chip Carriers (FK)
Standard Plastic (N)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SN74LS00DB
SSOP (14)
6.20 mm × 5.30 mm
Ceramic (J)
SN7400D,
•
•
Also Available as Dual 2-Input Positive-NAND
Gate in Small-Outline (PS) Package
SN74LS00D,
SN74S00D
SOIC (14)
PDIP (14)
CDIP (14)
8.65 mm × 3.91 mm
19.30 × 6.35 mm
SN74LS00NSR
Inputs Are TTL Compliant; VIH = 2 V and
VIL = 0.8 V
SNJ5400J,
SNJ54LS00J,
SNJ54S00J
19.56 mm × 6.67 mm
•
•
Inputs Can Accept 3.3-V or 2.5-V Logic Inputs
SN5400, SN54LS00, and SN54S00 are
Characterized For Operation Over the Full Military
Temperature Range of –55ºC to 125ºC
SNJ5400W,
SNJ54LS00W,
SNJ54S00W
CFP (14)
LCCC (20)
SO (14)
SO (8)
9.21 mm × 5.97 mm
8.89 mm × 8.89 mm
10.30 mm × 5.30 mm
6.20 mm × 5.30 mm
SN54LS00FK,
SN54S00FK
2 Applications
SN7400NS,
SN74LS00NS,
SN74S00NS
•
•
•
•
•
•
AV Receivers
Portable Audio Docks
Blu-Ray Players
SN7400PS,
SN74LS00PS
Home Theater
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
MP3 Players or Recorders
Personal Digital Assistants (PDAs)
Logic Diagram, Each Gate (Positive Logic)
A
B
Y
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
www.ti.com
Table of Contents
8.2 Functional Block Diagram ......................................... 8
8.3 Feature Description................................................... 8
8.4 Device Functional Modes......................................... 8
Application and Implementation .......................... 9
9.1 Application Information.............................................. 9
9.2 Typical Application .................................................... 9
1
2
3
4
5
6
Features.................................................................. 1
Applications ........................................................... 1
Description ............................................................. 1
Revision History..................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings: SN74LS00.......................................... 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 5
6.5 Electrical Characteristics: SNx400............................ 5
6.6 Electrical Characteristics: SNx4LS00 ....................... 5
6.7 Electrical Characteristics: SNx4S00 ......................... 5
6.8 Switching Characteristics: SNx400 ........................... 6
6.9 Switching Characteristics: SNx4LS00....................... 6
6.10 Switching Characteristics: SNx4S00....................... 6
6.11 Typical Characteristics............................................ 6
Parameter Measurement Information .................. 7
Detailed Description .............................................. 8
8.1 Overview ................................................................... 8
9
10 Power Supply Recommendations ..................... 10
11 Layout................................................................... 11
11.1 Layout Guidelines ................................................. 11
11.2 Layout Example .................................................... 11
12 Device and Documentation Support ................. 12
12.1 Documentation Support ........................................ 12
12.2 Related Links ........................................................ 12
12.3 Receiving Notification of Documentation Updates 12
12.4 Community Resources.......................................... 12
12.5 Trademarks........................................................... 12
12.6 Electrostatic Discharge Caution............................ 12
12.7 Glossary................................................................ 12
7
8
13 Mechanical, Packaging, and Orderable
Information ........................................................... 13
4 Revision History
Changes from Revision B (October 2003) to Revision C
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................. 1
•
•
Changed Ordering Information table to Device Comparison Table; see Package Option Addendum at the end of the
data sheet............................................................................................................................................................................... 1
Changed Package thermal impedance, RθJA, values in Thermal Information table From: 86°C/W To: 90.9°C/W (D),
From: 96°C/W To: 102.8°C/W (DB), From: 80°C/W To: 54.8°C/W (N), and From: 76°C/W To: 89.7°C/W (NS)................... 5
2
Submit Documentation Feedback
Copyright © 1983–2016, Texas Instruments Incorporated
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
www.ti.com
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
5 Pin Configuration and Functions
SN5400 J, SN54xx00 J and W, SN74x00 D, N, and NS, or
SN74LS00 D, DB, N, and NS Packages
14-Pin CDIP, CFP, SOIC, PDIP, SO, or SSOP
Top View
SN74xx00 PS Package
18-Pin SO
Top View
1A
1B
1
2
3
4
8
7
6
5
V
CC
1A
1B
1
2
3
4
5
6
7
14
13
12
11
10
9
V
CC
2B
2A
2Y
4A
4B
4Y
3A
3B
3Y
1Y
1Y
GND
2A
2B
Not to scale
2Y
SN54xx00 FK Package
20-Pin LCCC
GND
8
Top View
Not to scale
SN5400 W Package
14-Pin CFP
Top View
1Y
NC
2A
4
5
6
7
8
18
4A
NC
4Y
NC
3B
17
16
15
14
1A
1B
1Y
1
2
3
4
5
6
7
14
13
12
11
10
9
4Y
4B
NC
2B
4A
V
GND
3B
CC
2Y
2A
2B
3A
Not to scale
8
3Y
Not to scale
Pin Functions
PIN
I/O
DESCRIPTION
CDIP, CFP, SOIC,
PDIP, SO, SSOP
SO
CFP
NAME
LCCC
(SN74xx00) (SN5400)
1A
1B
1Y
2A
2B
2Y
3A
3B
3Y
4A
1
2
1
2
1
2
2
3
I
I
Gate 1 input
Gate 1 input
Gate 1 output
Gate 2 input
Gate 2 input
Gate 2 output
Gate 3 input
Gate 3 input
Gate 3 output
Gate 4 input
3
3
3
4
O
I
4
6
6
6
5
7
7
8
I
6
5
5
9
O
I
10
9
—
—
—
—
9
13
14
12
18
10
8
I
8
O
I
13
12
Copyright © 1983–2016, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
www.ti.com
Pin Functions (continued)
PIN
I/O
DESCRIPTION
CDIP, CFP, SOIC,
PDIP, SO, SSOP
SO
CFP
NAME
LCCC
(SN74xx00) (SN5400)
4B
12
11
7
—
—
4
13
14
11
19
16
10
I
Gate 4 input
Gate 4 output
Ground
4Y
O
—
GND
1, 5, 7,
11, 15, 17
NC
—
—
8
—
4
—
—
No connect
VCC
14
20
Power supply
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN
MAX
7
UNIT
(2)
Supply voltage, VCC
V
SNx400 and SNxS400
5.5
7
Input voltage
SNx4LS00
V
Junction temperature, TJ
Storage temperature, Tstg
150
150
°C
°C
–65
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Voltage values are with respect to network ground terminal.
6.2 ESD Ratings: SN74LS00
VALUE
±500
UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
Charged-device model (CDM), per JEDEC specification JESD22-C101(2)
Electrostatic
discharge
V(ESD)
V
±2000
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 500-V HBM is possible with the necessary precautions.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 250-V CDM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance. Tested
on SN74LS00N package.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
4.5
4.75
2
NOM
MAX
5.5
UNIT
SN54xx00
SN74xx00
5
5
VCC
VIH
VIL
Supply voltage
V
V
V
5.25
High-level input voltage
Low-level input voltage
SNx400, SN7LS400, and SNx4S00
0.8
0.7
–0.4
–1
SN54LS00
SN5400, SN54LS00, and SN74LS00
IOH
IOL
TA
High-level output current
Low-level output current
mA
mA
°C
SNx4S00
SNx400
16
SN5LS400
SN7LS400
SNx4S00
SN54xx00
SN74xx00
4
8
20
–55
0
125
70
Operating free-air temperature
4
Submit Documentation Feedback
Copyright © 1983–2016, Texas Instruments Incorporated
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
www.ti.com
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
6.4 Thermal Information
SN74LS00
THERMAL METRIC(1)(2)
D (SOIC)
14 PINS
90.9
DB (SSOP)
14 PINS
102.8
53.3
N (PDIP)
14 PINS
54.8
NS (SO)
14 PINS
89.7
UNIT
RθJA
Junction-to-ambient thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top) Junction-to-case (top) thermal resistance
51.9
42.1
48.1
RθJB
ψJT
Junction-to-board thermal resistance
48
53.4
34.8
50.1
Junction-to-top characterization parameter
Junction-to-board characterization parameter
18.6
16.5
26.9
16.7
ψJB
47.8
52.9
34.7
49.8
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
(2) The package thermal impedance is calculated in accordance with JESD 51-7.
6.5 Electrical Characteristics: SNx400
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC = MIN and II = –12 mA
MIN
TYP
MAX
UNIT
V
VIK
VOH
VOL
II
–1.5
VCC = MIN, VIL = 0.8 V, and IOH = –0.4 mA
VCC = MIN, VIH = 2 V, and IOL = 16 mA
VCC = MAX and VI = 5.5 V
2.4
3.4
0.2
V
0.4
1
V
mA
µA
mA
IIH
VCC = MAX and VI = 2.4 V
40
IIL
VCC = MAX and VI = 0.4 V
–1.6
–55
–55
8
SN5400
–20
–18
IOS
VCC = MAX
SN7400
mA
ICCH
ICCL
VCC = MAX and VI = 0 V
VCC = MAX and VI = 4.5 V
4
mA
mA
12
22
6.6 Electrical Characteristics: SNx4LS00
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC = MIN and II = –18 mA
MIN
TYP
MAX
UNIT
V
VIK
–1.5
VOH
VCC = MIN, VIL = MAX, and IOH = –0.4 mA
2.5
3.4
0.25
0.35
V
IOL = 4 mA
0.4
0.5
VOL
VCC = MIN and VIH = 2 V
V
IOL = 8 mA (SN74LS00)
II
VCC = MAX and VI = 7 V
VCC = MAX and VI = 2.7 V
VCC = MAX and VI = 0.4 V
VCC = MAX
0.1
mA
µA
IIH
20
IIL
–0.4
–100
1.6
mA
mA
mA
mA
IOS
ICCH
ICCL
–20
VCC = MAX and VI = 0 V
VCC = MAX and VI = 4.5 V
0.8
2.4
4.4
6.7 Electrical Characteristics: SNx4S00
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC = MIN and II = –18 mA
MIN
TYP
MAX
UNIT
V
VIK
VOH
VOL
II
–1.2
VCC = MIN, VIL = 0.8 V, and IOH = –1 mA
VCC = MIN, VIH = 2 V, and IOL = 20 mA
VCC = MAX and VI = 5.5 V
2.5
3.4
V
0.5
1
V
mA
µA
mA
IIH
VCC = MAX and VI = 2.7 V
50
–2
IIL
VCC = MAX and VI = 0.5 V
Copyright © 1983–2016, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
www.ti.com
Electrical Characteristics: SNx4S00 (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
–100
16
UNIT
mA
IOS
VCC = MAX
–40
ICCH
ICCL
VCC = MAX and VI = 0 V
VCC = MAX and VI = 4.5 V
10
20
mA
36
mA
6.8 Switching Characteristics: SNx400
VCC = 5 V, TA = 25°C, and over operating free-air temperature range (unless otherwise noted). See Figure 2.
PARAMETER
FROM (INPUT)
TO (OUTPUT)
TEST CONDITIONS
MIN
TYP
11
7
MAX UNIT
tPLH
tPHL
22
ns
15
A or B
Y
RL = 400 Ω and CL = 15 pF
6.9 Switching Characteristics: SNx4LS00
VCC = 5 V, TA = 25°C, and over operating free-air temperature range (unless otherwise noted). See Figure 2.
PARAMETER
FROM (INPUT)
TO (OUTPUT)
TEST CONDITIONS
MIN
TYP
9
MAX UNIT
tPLH
tPHL
15
ns
15
A or B
Y
RL = 2 kΩ and CL = 15 pF
10
6.10 Switching Characteristics: SNx4S00
VCC = 5 V, TA = 25°C, and over operating free-air temperature range (unless otherwise noted). See Figure 2.
PARAMETER
FROM (INPUT)
TO (OUTPUT)
TEST CONDITIONS
MIN
TYP
3
MAX UNIT
RL = 280 Ω and CL = 15 pF
RL = 280 Ω and CL = 50 pF
RL = 280 Ω and CL = 15 pF
RL = 280 Ω and CL = 50 pF
4.5
tPLH
A or B
Y
4.5
3
ns
5
tPHL
A or B
Y
5
6.11 Typical Characteristics
CL = 15 pF
16
14
12
10
8
6
4
TPHLtyp D1 '00,D2 'LS00,D3 'S00
TPHLmax D1 '00,D2 'LS00,D3 'S00
2
1
2
3
Device
D001
Figure 1. TPHL (Across Devices)
6
Submit Documentation Feedback
Copyright © 1983–2016, Texas Instruments Incorporated
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
www.ti.com
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
7 Parameter Measurement Information
V
CC
Test
R
L
Test
Point
S1
V
CC
Point
From Output
Under Test
V
CC
(see Note B)
R
L
C
L
(see Note A)
From Output
Under Test
1 kΩ
R
L
(see Note B)
From Output
Under Test
C
Test
Point
C
L
(see Note A)
L
(see Note A)
S2
LOAD CIRCUIT
LOAD CIRCUIT
LOAD CIRCUIT
FOR 2-STATE TOTEM-POLE OUTPUTS
FOR OPEN-COLLECTOR OUTPUTS
FOR 3-STATE OUTPUTS
3 V
High-Level
Timing
Input
1.5 V
1.5 V
1.5 V
1.5 V
Pulse
0 V
t
t
h
w
t
su
3 V
1.5 V
Low-Level
1.5 V
Pulse
Data
1.5 V
Input
0 V
VOLTAGE WAVEFORMS
PULSE DURATIONS
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
3 V
0 V
Output
Control
(low-level
enabling)
1.5 V
1.5 V
3 V
0 V
Input
1.5 V
1.5 V
t
t
PLZ
PZL
t
t
PHL
PLH
PHL
Waveform 1
(see Notes C
and D)
≈1.5 V
In-Phase
Output
1.5 V
V
OH
V
OL
+ 0.5 V
1.5 V
1.5 V
t
V
OL
(see Note D)
V
OL
t
t
PZH
PHZ
V
t
PLH
OH
Waveform 2
(see Notes C
and D)
V
− 0.5 V
OH
Out-of-Phase
Output
V
V
OH
1.5 V
1.5 V
1.5 V
≈1.5 V
(see Note D)
OL
VOLTAGE WAVEFORMS
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
PROPAGATION DELAY TIMES
NOTES: A.
C
includes probe and jig capacitance.
L
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for t
, t
, t
, and t
; S1 is open and S2 is closed for t
PLZ
E. All input pulses are supplied by generators having the following characteristics: PRR≤ 1 MHz, Z ≈ 50Ω; t and t ≤ 7 ns for Series
; S1 is closed and S2 is open for t
.
PZL
PLH PHL PHZ
PZH
O
r
f
54/74 devices and t and t ≤ 2.5 ns for Series 54S/74S devices.
r
f
F. The outputs are measured one at a time with one input transition per measurement.
Figure 2. Load Circuits and Voltage Waveforms
Copyright © 1983–2016, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
www.ti.com
8 Detailed Description
8.1 Overview
The SNx4xx00 devices are quadruple, 2-input NAND gates which perform the Boolean function Y = A × B or Y =
A + B in positive logic.
8.2 Functional Block Diagram
A
Y
B
8.3 Feature Description
The operating voltage of SN74xx00 is from 4.75-V to 5.25-V VCC. The operating voltage of SN54xx00 is from 4.5-
V to 5.5-V VCC. The SN54xx00 devices are rated from –55°C to 125°C whereas SN74xx00 device are rated from
0°C to 70°C.
8.4 Device Functional Modes
Table 1 lists the functions of the devices.
Table 1. Functional Table (Each Gate)
INPUTS
OUTPUT
A
H
L
B
H
X
L
Y
L
H
H
X
8
Submit Documentation Feedback
Copyright © 1983–2016, Texas Instruments Incorporated
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
www.ti.com
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The SNx4xx00 devices are quadruple, 2-input NAND gate, and can be configured as dual 3-input NAND gate as
shown in Figure 3.
9.2 Typical Application
!1
.1
ò1
/1
!2
.2
ò2
/2
Figure 3. Typical Application Diagram
9.2.1 Design Requirements
These devices use BJT technology and have unbalanced output drive with IOL and IOH specified as per the
Recommended Operating Conditions. It can be configured as a dual 3-input NAND gate as shown in Figure 3.
9.2.2 Detailed Design Procedure
•
Recommended Input Conditions:
–
–
The inputs are TTL compliant.
Because the base-emitter junction at the inputs breaks down, no voltage greater than 5.5 V must be
applied to the inputs.
–
Specified high and low levels: See VIH and VIL in Recommended Operating Conditions.
•
Recommended Output Conditions:
–
No more than one output must be shorted at a time as per the Electrical Characteristics: SNx400 for
thermal stability and reliability.
–
For high-current applications, consider thermal characteristics of the package listed in Thermal
Information.
Copyright © 1983–2016, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
www.ti.com
Typical Application (continued)
9.2.3 Application Curves
CL = 15 pF
25
TpLHmax D1 '00, D2 'LS00, D3 'S00
TpLHtyp D1 '00, D2 'LS00, D3 'S00
20
15
10
5
0
1
2
3
Device
D001
Figure 4. TPLH (Across Devices)
10 Power Supply Recommendations
The power supply can be any voltage between the minimum and maximum supply voltage rating located in
Recommended Operating Conditions for each of the SNx4LS00, SNx4S00, and SNx400 devices.
Each VCC pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply,
0.1 µF is recommended; if there are multiple VCC pins, then 0.01 µF or 0.022 µF is recommended for each power
pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 µF and a
1 µF are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as
possible for best results.
10
Submit Documentation Feedback
Copyright © 1983–2016, Texas Instruments Incorporated
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
www.ti.com
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
11 Layout
11.1 Layout Guidelines
When using multiple bit logic, devices inputs must never float.
Devices with multiple-emitter inputs (SN74 and SN74S series) need special care. Because no voltage greater
than 5.5 V must be applied to the inputs (if exceeded, the base-emitter junction at the inputs breaks down), the
inputs of these devices must be connected to the supply voltage, VCC, through series resistor, RS (see Figure 5).
This resistor must be dimensioned such that the current flowing into the gate or gates, which results from
overvoltage, does not exceed 1 mA. However, because the high-level input current of the circuits connected to
the gate flows through this resistor, the resistor must be dimensioned so that the voltage drop across it still
allows the required high level. Equation 1 and Equation 2 are for dimensioning resistor, RS, and several inputs
can be connected to a high level through a single resistor if the following conditions are met.
V
CCP * 5.5 V
1 mA
RS(min)
+
(1)
V
CC(min) * 2.4 V
n IIH
RS(max)
+
where
•
•
•
•
n = number of inputs connected
IIH = high input current (typical 40 µA)
VCC(min) = minimum supply voltage, VCC
VCCP = maximum peak voltage of the supply voltage, VCC (about 7 V)
(2)
11.2 Layout Example
R
S
V
CC
&
Output
Input
Figure 5. Series Resistor Connected to Unused Inputs of Multiple-Emitter Transistors
Copyright © 1983–2016, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
www.ti.com
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation see the following:
Designing With Logic (SDYA009)
12.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 2. Related Links
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
PARTS
PRODUCT FOLDER
SAMPLE & BUY
SN5400
SN54LS00
SN54S00
SN7400
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
SN74LS00
SN74S00
12.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.4 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.5 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.6 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12
Submit Documentation Feedback
Copyright © 1983–2016, Texas Instruments Incorporated
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
www.ti.com
SDLS025C –DECEMBER 1983–REVISED NOVEMBER 2016
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 1983–2016, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: SN5400 SN54LS00 SN54S00 SN7400 SN74LS00 SN74S00
PACKAGE OPTION ADDENDUM
www.ti.com
18-Mar-2016
PACKAGING INFORMATION
Orderable Device
JM38510/00104BCA
JM38510/00104BDA
JM38510/07001BCA
JM38510/07001BDA
JM38510/30001B2A
JM38510/30001BCA
JM38510/30001BDA
JM38510/30001SCA
JM38510/30001SDA
M38510/00104BCA
M38510/00104BDA
M38510/07001BCA
M38510/07001BDA
M38510/30001B2A
M38510/30001BCA
M38510/30001BDA
M38510/30001SCA
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
ACTIVE
CDIP
CFP
J
14
14
14
14
20
14
14
14
14
14
14
14
14
20
14
14
14
1
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
A42
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
JM38510/
00104BCA
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
W
J
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
A42
JM38510/
00104BDA
CDIP
CFP
A42
JM38510/
07001BCA
W
FK
J
A42
JM38510/
07001BDA
LCCC
CDIP
CFP
POST-PLATE
A42
JM38510/
30001B2A
JM38510/
30001BCA
W
J
A42
JM38510/
30001BDA
CDIP
CFP
A42
JM38510/30001S
CA
W
J
A42
JM38510/30001S
DA
CDIP
CFP
A42
JM38510/
00104BCA
W
J
A42
JM38510/
00104BDA
CDIP
CFP
A42
JM38510/
07001BCA
W
FK
J
A42
JM38510/
07001BDA
LCCC
CDIP
CFP
POST-PLATE
A42
JM38510/
30001B2A
JM38510/
30001BCA
W
J
A42
JM38510/
30001BDA
CDIP
A42
JM38510/30001S
CA
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
18-Mar-2016
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
M38510/30001SDA
ACTIVE
CFP
W
14
1
TBD
A42
N / A for Pkg Type
-55 to 125
JM38510/30001S
DA
SN5400J
SN54LS00J
SN54S00J
SN7400D
ACTIVE
ACTIVE
ACTIVE
ACTIVE
CDIP
CDIP
CDIP
SOIC
J
J
14
14
14
14
1
1
TBD
TBD
TBD
A42
A42
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
Level-1-260C-UNLIM
-55 to 125
-55 to 125
-55 to 125
0 to 70
SN5400J
SN54LS00J
SN54S00J
7400
J
1
A42
D
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
SN7400DG4
SN7400N
ACTIVE
ACTIVE
SOIC
PDIP
D
N
14
14
50
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
N / A for Pkg Type
0 to 70
0 to 70
7400
Pb-Free
(RoHS)
SN7400N
SN7400N3
OBSOLETE
ACTIVE
PDIP
PDIP
N
N
14
14
TBD
Call TI
Call TI
0 to 70
0 to 70
SN7400NE4
25
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
SN7400N
LS00
SN74LS00D
ACTIVE
SOIC
D
14
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
SN74LS00DBLE
SN74LS00DBR
OBSOLETE
ACTIVE
SSOP
SSOP
DB
DB
14
14
TBD
Call TI
Call TI
0 to 70
0 to 70
2000
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
LS00
LS00
LS00
LS00
SN74LS00DG4
SN74LS00DR
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
D
D
D
14
14
14
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
0 to 70
0 to 70
0 to 70
2500
2500
Green (RoHS
& no Sb/Br)
SN74LS00DRE4
Green (RoHS
& no Sb/Br)
SN74LS00J
SN74LS00N
OBSOLETE
ACTIVE
CDIP
PDIP
J
14
14
TBD
Call TI
Call TI
0 to 70
0 to 70
N
25
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
SN74LS00N
SN74LS00N
74LS00
SN74LS00NE4
SN74LS00NSR
SN74LS00NSRG4
ACTIVE
ACTIVE
ACTIVE
PDIP
SO
N
14
14
14
Pb-Free
(RoHS)
CU NIPDAU
CU NIPDAU
CU NIPDAU
N / A for Pkg Type
Level-1-260C-UNLIM
Level-1-260C-UNLIM
0 to 70
0 to 70
0 to 70
NS
NS
2000
2000
Green (RoHS
& no Sb/Br)
SO
Green (RoHS
& no Sb/Br)
74LS00
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
18-Mar-2016
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
0 to 70
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
SN74LS00PSR
SN74LS00PSRG4
SN74S00D
ACTIVE
SO
SO
PS
8
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
LS00
LS00
S00
ACTIVE
NRND
NRND
NRND
PS
D
8
2000
50
Green (RoHS
& no Sb/Br)
0 to 70
SOIC
SOIC
PDIP
14
14
14
Green (RoHS
& no Sb/Br)
0 to 70
SN74S00DE4
SN74S00N
D
50
Green (RoHS
& no Sb/Br)
0 to 70
S00
N
25
Pb-Free
(RoHS)
0 to 70
SN74S00N
SN74S00N
SN74S00N3
OBSOLETE
NRND
PDIP
PDIP
N
N
14
14
TBD
Call TI
Call TI
0 to 70
0 to 70
SN74S00NE4
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
SNJ5400J
SNJ5400W
ACTIVE
ACTIVE
CDIP
CFP
J
14
14
1
1
TBD
A42
A42
N / A for Pkg Type
N / A for Pkg Type
-55 to 125
-55 to 125
SNJ5400J
SNJ5400W
W
TBD
SNJ5400WA
OBSOLETE
ACTIVE
CFP
WA
FK
14
20
TBD
TBD
A42
N / A for Pkg Type
N / A for Pkg Type
-55 to 125
-55 to 125
SNJ5400WA
SNJ54LS00FK
LCCC
1
1
1
1
POST-PLATE
SNJ54LS00FK
SNJ54LS00J
SNJ54LS00W
SNJ54S00FK
ACTIVE
ACTIVE
ACTIVE
CDIP
CFP
J
14
14
20
TBD
TBD
TBD
A42
A42
N / A for Pkg Type
N / A for Pkg Type
N / A for Pkg Type
-55 to 125
-55 to 125
-55 to 125
SNJ54LS00J
SNJ54LS00W
W
FK
LCCC
POST-PLATE
SNJ54S
00FK
SNJ54S00J
SNJ54S00W
ACTIVE
ACTIVE
CDIP
CFP
J
14
14
1
1
TBD
TBD
A42
A42
N / A for Pkg Type
N / A for Pkg Type
-55 to 125
-55 to 125
SNJ54S00J
W
SNJ54S00W
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
Addendum-Page 3
PACKAGE OPTION ADDENDUM
www.ti.com
18-Mar-2016
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN5400, SN54LS00, SN54LS00-SP, SN54S00, SN7400, SN74LS00, SN74S00 :
Catalog: SN7400, SN74LS00, SN54LS00, SN74S00
•
Military: SN5400, SN54LS00, SN54S00
•
Space: SN54LS00-SP
•
NOTE: Qualified Version Definitions:
Catalog - TI's standard catalog product
•
Addendum-Page 4
PACKAGE OPTION ADDENDUM
www.ti.com
18-Mar-2016
Military - QML certified for Military and Defense Applications
•
•
Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application
Addendum-Page 5
PACKAGE MATERIALS INFORMATION
www.ti.com
18-Mar-2016
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74LS00DBR
SN74LS00DR
SN74LS00NSR
SN74LS00PSR
SSOP
SOIC
SO
DB
D
14
14
14
8
2000
2500
2000
2000
330.0
330.0
330.0
330.0
16.4
16.4
16.4
16.4
8.2
6.5
8.2
8.2
6.6
9.0
2.5
2.1
2.5
2.5
12.0
8.0
16.0
16.0
16.0
16.0
Q1
Q1
Q1
Q1
NS
PS
10.5
6.6
12.0
12.0
SO
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
18-Mar-2016
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
SN74LS00DBR
SN74LS00DR
SN74LS00NSR
SN74LS00PSR
SSOP
SOIC
SO
DB
D
14
14
14
8
2000
2500
2000
2000
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
38.0
38.0
38.0
38.0
NS
PS
SO
Pack Materials-Page 2
MECHANICAL DATA
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
28 PINS SHOWN
0,38
0,22
0,65
28
M
0,15
15
0,25
0,09
5,60
5,00
8,20
7,40
Gage Plane
1
14
0,25
A
0°–ā8°
0,95
0,55
Seating Plane
0,10
2,00 MAX
0,05 MIN
PINS **
14
16
20
24
28
30
38
DIM
6,50
5,90
6,50
5,90
7,50
8,50
7,90
10,50
9,90
10,50 12,90
A MAX
A MIN
6,90
9,90
12,30
4040065 /E 12/01
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明