SN95176BW [TI]

LINE TRANSCEIVER, CDFP14;
SN95176BW
型号: SN95176BW
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

LINE TRANSCEIVER, CDFP14

驱动 CD 接口集成电路 驱动器
文件: 总13页 (文件大小:208K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
JG PACKAGE  
(TOP VIEW)  
Bidirectional Transceiver  
Suitable for Most EIA Standards RS-422-A  
and RS-485 Applications  
R
RE  
DE  
D
V
B
A
1
2
3
4
8
7
6
5
CC  
Designed for Multipoint Transmission on  
Long Bus Lines in Noisy Environments  
GND  
3-State Driver and Receiver Outputs  
Individual Driver and Receiver Enables  
W PACKAGE  
(TOP VIEW)  
Wide Positive and Negative Input/Output  
Bus Voltage Ranges  
Driver Output Capability . . . ±60 mA Max  
Thermal Shutdown Protection  
R
NC  
RE  
NC  
DE  
NC  
D
V
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
CC  
NC  
B
Driver Positive- and Negative-Current  
Limiting  
NC  
A
Receiver Input Sensitivity . . . ±200 mV  
Receiver Input Hysteresis . . . 50 mV Typ  
Operates From Single 5-V Supply  
Low Power Requirements  
NC  
GND  
8
FK PACKAGE  
(TOP VIEW)  
description  
The SN95176B differential bus transceiver is a  
monolithic integrated circuit designed for bi-  
directional data communication on multipoint bus  
transmission lines. The transceiver is suitable for  
most RS-422-A and RS-485 applications to the  
extent of the specified data sheet characteristics  
and operating conditions.  
3
4
2
1
20 19  
18  
NC  
NC  
RE  
NC  
DE  
NC  
B
17  
16  
15  
14  
5
6
7
8
NC  
A
NC  
The SN95176B combines a 3-state differential  
line driver and a differential input line receiver,  
both of which operate from a single 5-V power  
supply. The driver and receiver have active-high  
and active-low enables, respectively, that can be  
externally connected together to function as a  
9 10 11 12 13  
NC – No internal connection  
direction control. The driver differential outputs and the receiver differential inputs are connected internally to  
form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the  
driver is disabled or V  
making the device suitable for party-line applications.  
= 0. These ports feature wide positive and negative common-mode voltage ranges  
CC  
The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive- and  
negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is  
designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input  
impedance of 12 k, an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.  
The SN95176B is characterized for operation from 40°C to 110°C.  
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
Function Tables  
DRIVER  
RECEIVER  
OUTPUTS  
DIFFERENTIAL INPUTS ENABLE OUTPUT  
INPUT ENABLE  
A – B  
0.2 V  
RE  
R
D
DE  
A
B
H
L
H
H
L
H
L
L
H
Z
V
L
L
H
?
L
Z
ID  
0.2 V < V < 0.2 V  
ID  
0.2 V  
X
Z
V
ID  
L
X
H
H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)  
logic symbol  
logic diagram (positive logic)  
3
DE  
3
2
DE  
RE  
EN1  
EN2  
4
2
1
D
RE  
R
6
7
6
7
A
B
A
B
4
1
1
1
D
R
Bus  
2
This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.  
Terminal numbers shown are for the JG package.  
schematics of inputs and outputs  
EQUIVALENT OF EACH INPUT  
TYPICAL OF A AND B I/O PORTS  
TYPICAL OF RECEIVER OUTPUT  
V
CC  
V
CC  
V
CC  
85 Ω  
NOM  
R
(eq)  
16.8 kΩ  
NOM  
Input  
960 Ω  
NOM  
960 Ω  
NOM  
Output  
GND  
Input/Output  
Port  
Driver input: R  
= 3 kNOM  
(eq)  
Enable inputs: R  
= 8 kNOM  
(eq)  
R
= equivalent resistor  
(eq)  
2–2  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage, V  
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V  
CC  
Voltage at any bus terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 V to 15 V  
Enable input voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V  
I
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table  
Operating free-air temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40°C to 110°C  
A
Storage temperature range, T  
Case temperature for 60 seconds, T : FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C  
stg  
C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG or W package . . . . . . . . . . . . . . . 300°C  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.  
DISSIPATION RATING TABLE  
T
25°C  
DERATING FACTOR  
T
= 70°C  
T
= 85°C  
T = 110°C  
A
A
A
A
PACKAGE  
POWER RATING  
ABOVE T = 25°C  
POWER RATING POWER RATING POWER RATING  
A
FK  
JG  
W
1375 mW  
11.0 mW/°C  
8.4 mW/°C  
8.0 mW/°C  
880 mW  
672 mW  
640 mW  
715 mW  
546 mW  
520 mW  
440 mW  
336 mW  
320 mW  
1050 mW  
1000 mW  
recommended operating conditions  
MIN  
TYP  
MAX  
UNIT  
Supply voltage, V  
4.75  
5
5.25  
12  
V
CC  
Voltage at any bus terminal (separately or common-mode), V or V  
V
I
IC  
–7  
High-level input voltage, V  
D, DE, and RE  
D, DE, and RE  
2
V
V
IH  
Low-level input voltage, V  
IL  
Differential input voltage, V (see Note 2)  
0.8  
±12  
60  
400  
60  
V
ID  
Driver  
mA  
µA  
High-level output current, I  
OH  
Receiver  
Driver  
Low-level output current, I  
mA  
OL  
Receiver  
8
Operating free-air temperature, T  
40  
110  
°C  
A
NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.  
2–3  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
DRIVER SECTION  
electrical characteristics over recommended ranges of supply voltage and operating free-air  
temperature (unless otherwise noted)  
PARAMETER  
Input clamp voltage  
TEST CONDITIONS  
MIN TYP  
MAX UNIT  
V
V
I = 18 mA  
1.5  
V
V
V
V
V
V
IK  
I
Output voltage  
I
O
I
O
= 0  
0
1.5  
2
6
6
O
|V  
|
|
Differential output voltage  
= 0  
OD1  
OD2  
OD3  
R
R
= 100 Ω,  
= 54 Ω,  
See Figure 1  
See Figure 1  
L
L
|V  
Differential output voltage  
1.5  
2.5  
4
5
V
Differential output voltage  
See Note 3  
Change in magnitude of differential output  
voltage  
|V  
±0.2  
3
V
V
V
OD|  
§
V
OC  
Common-mode output voltage  
R
= 54 ,  
L
See Figure 1  
Change in magnitude of common-mode output  
|V  
|
±0.2  
OC  
§
voltage  
V
V
= 12 V  
= – 7 V  
1
0.8  
20  
Output disabled,  
See Note 4  
O
I
Output current  
mA  
O
O
I
I
High-level input current  
Low-level input current  
V = 2.4 V  
I
µA  
µA  
IH  
V = 0.4 V  
I
400  
250  
150  
250  
250  
70  
IL  
V
O
V
O
V
O
V
O
= 7 V  
= 0  
I
Short-circuit output current  
mA  
mA  
OS  
CC  
= V  
CC  
= 12 V  
Outputs enabled  
Outputs disabled  
42  
26  
I
Supply current (total package)  
No load  
35  
§
The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs.  
All typical values are at V  
= 5 V and T = 25°C.  
CC  
A
|V  
| and |V  
OD  
| are the changes in magnitude of V  
OC OD  
and V , respectively, that occur when the input is changed from a high level to a low  
OC  
level.  
NOTES: 3. See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.  
4. This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for  
a combined driver and receiver terminal.  
switching characteristics, V  
= 5 V, T = 25°C  
A
CC  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
15  
MAX  
22  
UNIT  
ns  
t
t
t
t
t
t
Differential output delay time  
d(OD)  
t(OD)  
PZH  
PZL  
R
= 54 ,  
See Figure 3  
L
Differential output transition time  
Output enable time to high level  
Output enable time to low level  
Output disable time from high level  
Output disable time from low level  
20  
30  
ns  
R
R
R
R
= 110 ,  
= 110 ,  
= 110 ,  
= 110 ,  
See Figure 4  
See Figure 5  
See Figure 4  
See Figure 5  
85  
120  
60  
ns  
L
L
L
L
40  
ns  
150  
20  
250  
30  
ns  
PHZ  
PLZ  
ns  
2–4  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
SYMBOL EQUIVALENTS  
RS-422-A  
DATA SHEET PARAMETER  
RS-485  
V
O
V
V
V V  
oa, ob  
oa, ob  
|V  
|V  
|
|
V
V
o
OD1  
o
V (R = 100 )  
V (R = 54 )  
t L  
OD2  
t
L
V (Test Termination  
t
Measurement 2)  
|V  
|
None  
OD3  
|V  
|
| |V | – |V ||  
| |V – |V ||  
t t  
OD  
t
t
V
OC  
|V  
os  
|
|V |  
os  
|V  
|
|V – V  
os os  
|
|V – V |  
os os  
OC  
I
|I |, |I  
|
|
None  
I , I  
OS  
sa sb  
I
O
|I |, |I  
xa xb  
ia ib  
RECEIVER SECTION  
electrical characteristics over recommended ranges of common-mode input voltage, supply  
voltage, and operating free-air temperature (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN TYP  
MAX  
UNIT  
V
V
IT+  
V
IT–  
V
hys  
V
IK  
Positive-going input threshold voltage  
Negative-going input threshold voltage  
V
V
= 2.7 V,  
= 0.5 V,  
I
= 0.4 mA  
= 8 mA  
0.2  
O
O
O
0.2  
I
V
O
Input hysteresis voltage (V  
Enable clamp voltage  
– V  
)
IT–  
50  
mV  
V
IT+  
I = 18 mA  
I
1.5  
V
= 200 mV,  
I
I
= 400 µA,  
ID  
See Figure 2  
OH  
V
OH  
V
OL  
High-level output voltage  
Low-level output voltage  
2.7  
V
V
= 200 mV,  
= 8 mA,  
ID  
See Figure 2  
OL  
0.45  
V
I
High-impedance-state output current  
Line input current  
V
= 0.4 V to 2.4 V  
±20  
1
µA  
mA  
OZ  
O
V = 12 V  
Other input = 0 V,  
See Note 5  
I
I
I
V = 7 V  
I
0.8  
20  
I
I
High-level enable input current  
Low-level enable input current  
Input resistance  
V
V
= 2.7 V  
= 0.4 V  
µA  
µA  
kΩ  
mA  
IH  
IH  
100  
IL  
IL  
r
V = 12 V  
I
12  
i
I
Short-circuit output current  
15  
85  
70  
OS  
Outputs enabled  
Outputs disabled  
42  
26  
I
Supply current (total package)  
No load  
mA  
CC  
35  
All typical values are at V  
= 5 V, T = 25°C.  
A
CC  
The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode  
input voltage and threshold voltage levels only.  
NOTE 5: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.  
2–5  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
switching characteristics, V  
= 5 V, C = 15 pF, T = 25°C  
L A  
CC  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
21  
MAX  
35  
UNIT  
ns  
t
t
t
t
t
t
Propagation delay time, low- to high-level output  
Propagation delay time, high- to low-level output  
Output enable time to high level  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
V
ID  
= 0 to 3 V, See Figure 6  
23  
35  
ns  
10  
20  
ns  
See Figure 7  
See Figure 7  
Output enable time to low level  
12  
20  
ns  
Output disable time from high level  
Output disable time from low level  
20  
35  
ns  
17  
25  
ns  
PARAMETER MEASUREMENT INFORMATION  
R
L
L
2
V
ID  
V
OD2  
V
OH  
R
2
V
OC  
+I  
OL  
–I  
OH  
V
OL  
Figure 1. Driver V  
and V  
Figure 2. Receiver V  
and V  
OL  
OD  
OC  
OH  
3 V  
0 V  
Input  
1.5 V  
1.5 V  
C
= 50 pF  
L
(see Note B)  
R
= 54 Ω  
L
t
t
d(OD)  
d(OD)  
Output  
Generator  
(see Note A)  
50 Ω  
2.5 V  
90%  
10%  
50%  
t(OD)  
Output  
50%  
3 V  
– 2.5 V  
t
t(OD)  
t
TEST CIRCUIT  
VOLTAGE WAVEFORMS  
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, t 6 ns, t 6 ns,  
r
f
Z
C
= 50 .  
O
L
B.  
includes probe and jig capacitance.  
Figure 3. Driver Test Circuit and Voltage Waveforms  
Output  
3 V  
0 V  
S1  
Input  
1.5 V  
1.5 V  
0 V or 3 V  
0.5 V  
t
PZH  
C
= 50 pF  
R
= 110 Ω  
L
L
V
OH  
(see Note B)  
Generator  
(see Note A)  
Output  
50 Ω  
2.3 V  
t
V
0 V  
off  
PHZ  
TEST CIRCUIT  
VOLTAGE WAVEFORMS  
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, t 6 ns, t 6 ns,  
r
f
Z
C
= 50 .  
O
L
B.  
includes probe and jig capacitance.  
Figure 4. Driver Test Circuit and Voltage Waveforms  
2–6  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
PARAMETER MEASUREMENT INFORMATION  
5 V  
3 V  
0 V  
Input  
1.5 V  
1.5 V  
R
= 110 Ω  
L
S1  
Output  
3 V or 0 V  
t
PZL  
t
C
= 50 pF  
PLZ  
L
(see Note B)  
5 V  
Generator  
(see Note A)  
50 Ω  
2.3 V  
0.5 V  
Output  
V
OL  
TEST CIRCUIT  
VOLTAGE WAVEFORMS  
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, t 6 ns, t 6 ns,  
r
f
Z
C
= 50 .  
O
L
B.  
includes probe and jig capacitance.  
Figure 5. Driver Test Circuit and Voltage Waveforms  
3 V  
0 V  
Input  
1.5 V  
1.5 V  
Output  
Generator  
(see Note A)  
51 Ω  
1.5 V  
0 V  
C
= 15 pF  
(see Note B)  
L
t
t
PLH  
PHL  
V
OH  
Output  
1.3 V  
1.3 V  
V
OL  
TEST CIRCUIT  
VOLTAGE WAVEFORMS  
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, t 6 ns, t 6 ns,  
r
f
Z
C
= 50 .  
O
L
B.  
includes probe and jig capacitance.  
Figure 6. Receiver Test Circuit and Voltage Waveforms  
2–7  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
PARAMETER MEASUREMENT INFORMATION  
S1  
1.5 V  
S2  
2 kΩ  
–1.5 V  
5 V  
1N916 or Equivalent  
5 kΩ  
CL = 15 pF  
(see Note B)  
Generator  
(see Note A)  
50 Ω  
S3  
TEST CIRCUIT  
3 V  
3 V  
1.5 V  
S1 to –1.5 V  
Input  
Input  
1.5 V  
S1 to 1.5 V  
S2 Open  
S3 Closed  
0 V  
0 V S2 Closed  
t
S3 Open  
PZH  
t
PZL  
V
OH  
4.5 V  
1.5 V  
Output  
Input  
Output  
1.5 V  
3 V  
0 V  
V
OL  
3 V  
S1 to 1.5 V  
S2 Closed  
S3 Closed  
S1 to 1.5 V  
S2 Closed  
S3 Closed  
Input  
1.5 V  
1.5 V  
0 V  
0 V  
t
PHZ  
t
PLZ  
V
OH  
1.3 V  
0.5 V  
Output  
0.5 V  
Output  
V
OL  
1.3 V  
VOLTAGE WAVEFORMS  
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, t 6 ns, t 6 ns,  
r
f
Z
C
= 50 .  
O
L
B.  
includes probe and jig capacitance.  
Figure 7. Receiver Test Circuit and Voltage Waveforms  
2–8  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
TYPICAL CHARACTERISTICS  
DRIVER  
HIGH-LEVEL OUTPUT VOLTAGE  
vs  
DRIVER  
LOW-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT  
LOW-LEVEL OUTPUT CURRENT  
5
4.5  
4
5
4.5  
4
V
= 5 V  
V
= 5 V  
CC  
CC  
T
A
= 25°C  
T
= 25°C  
A
3.5  
3
3.5  
3
2.5  
2
2.5  
2
1.5  
1
1.5  
1
0.5  
0
0.5  
0
0
20  
40  
60  
80  
100  
120  
0
20  
OH  
40  
60  
80  
100 120  
I
– High-Level Output Current – mA  
I
– Low-Level Output Current – mA  
OL  
Figure 8  
Figure 9  
DRIVER  
DIFFERENTIAL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT  
4
3.5  
3
V
T
= 5 V  
CC  
= 25°C  
A
2.5  
2
1.5  
1
0.5  
0
0
10 20 30 40 50 60 70 80 90 100  
I
O
– Output Current – mA  
Figure 10  
2–9  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
TYPICAL CHARACTERISTICS  
RECEIVER  
HIGH-LEVEL OUTPUT VOLTAGE  
vs  
RECEIVER  
HIGH-LEVEL OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE  
HIGH-LEVEL OUTPUT CURRENT  
5
5
V
= 5 V  
CC  
V
T
A
= 0.2 V  
ID  
= 25°C  
4.5  
4.5  
V
ID  
= 200 mV  
I
= 440 µA  
OH  
4
4
3.5  
3.5  
3
3
2.5  
2.5  
V
CC  
= 5.25 V  
2
2
V
CC  
= 5 V  
1.5  
1.5  
V
CC  
= 4.75 V  
1
1
0.5  
0.5  
0
0
40 20  
0
20  
40  
60  
80  
100 120  
0
–5 –10 15 20 25 30 35 40 45 50  
T
A
– Free-Air Temperature – °C  
I
– High-Level Output Current – mA  
OH  
Figure 11  
Figure 12  
RECEIVER  
RECEIVER  
LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT  
FREE-AIR TEMPERATURE  
0.6  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
V
T
A
= 5 V  
= 25°C  
CC  
V
V
I
= 5 V  
= 200 mV  
= 8 mA  
CC  
ID  
OL  
0.5  
0.4  
0.3  
0.2  
0.1  
0
0
5
10  
15  
20  
25  
30  
40 20  
0
20  
40  
60  
80  
100 120  
I
– Low-Level Output Current – mA  
T
A
– Free-Air Temperature – °C  
OL  
Figure 13  
Figure 14  
2–10  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN95176B  
DIFFERENTIAL BUS TRANSCEIVER  
SGLS026A – MARCH 1989 – REVISED JUNE 1995  
TYPICAL CHARACTERISTICS  
RECEIVER  
OUTPUT VOLTAGE  
vs  
RECEIVER  
OUTPUT VOLTAGE  
vs  
ENABLE VOLTAGE  
ENABLE VOLTAGE  
5
4
3
2
1
0
6
5
4
3
2
1
0
V
= 0.2 V  
V
= 0.2 V  
ID  
Load = 1 kto V  
ID  
Load = 8 kto GND  
= 25°C  
V
= 5.25 V  
= 4.75 V  
CC  
CC  
T
A
T
A
= 25°C  
V
= 5.25 V  
= 4.75 V  
CC  
V
CC  
V
= 5 V  
CC  
V
CC  
= 5 V  
V
CC  
0
0.5  
1
1.5  
2
2.5  
3
0
0.5  
1
I(en)  
1.5  
2
2.5  
3
V
– Enable Voltage – V  
V
I(en)  
– Enable Voltage – V  
Figure 15  
Figure 16  
APPLICATION INFORMATION  
SN95176B  
SN95176B  
R
R
T
T
Up to 32  
Transceivers  
Figure 17. Typical Application Circuit  
NOTE A: The line should terminate at both ends in its characteristic impedance (R = Z ). Stub lengths off the main line should be kept as  
T
O
short as possible.  
2–11  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
2–12  
IMPORTANT NOTICE  
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue  
any product or service without notice, and advise customers to obtain the latest version of relevant information  
to verify, before placing orders, that information being relied on is current and complete. All products are sold  
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those  
pertaining to warranty, patent infringement, and limitation of liability.  
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent  
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily  
performed, except those mandated by government requirements.  
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF  
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL  
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR  
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER  
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO  
BE FULLY AT THE CUSTOMER’S RISK.  
In order to minimize risks associated with the customer’s applications, adequate design and operating  
safeguards must be provided by the customer to minimize inherent or procedural hazards.  
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent  
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other  
intellectual property right of TI covering or relating to any combination, machine, or process in which such  
semiconductor products or services might be or are used. TI’s publication of information regarding any third  
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.  
Copyright 1998, Texas Instruments Incorporated  

相关型号:

SN9701

Wide Band Low Power Amplifier, 200MHz Min, 2000MHz Max, 1 Func, SM-3, 4 PIN
APITECH

SN9702

Wide Band Low Power Amplifier, 500MHz Min, 1500MHz Max, SM-3, 4 PIN
APITECH

SN9704

Wide Band Low Power Amplifier, 100MHz Min, 2500MHz Max, SM-3, 4 PIN
APITECH

SN9705

Wide Band Medium Power Amplifier, 225MHz Min, 400MHz Max, 1 Func, SM-3, 4 PIN
APITECH

SN9709

Wide Band Medium Power Amplifier, 10MHz Min, 2000MHz Max, SM-3, 4 PIN
APITECH

SN9711

Wide Band Low Power Amplifier, 1000MHz Min, 2000MHz Max, SM-3, 4 PIN
APITECH

SN9713

Wide Band Low Power Amplifier, 500MHz Min, 2000MHz Max, SM-3, 4 PIN
APITECH

SN9715

Wide Band Medium Power Amplifier, 500MHz Min, 2000MHz Max, SM-3, 4 PIN
APITECH

SN9720

Wide Band Low Power Amplifier, 10MHz Min, 2000MHz Max, SM-3, 4 PIN
APITECH

SN9725

Wide Band Medium Power Amplifier, 500MHz Min, 2000MHz Max, SM-3, 4 PIN
APITECH

SN9731

Wide Band Medium Power Amplifier, 10MHz Min, 300MHz Max, SM-3, 4 PIN
APITECH

SN9765

Narrow Band Low Power Amplifier, 1700MHz Min, 1950MHz Max, SM-3, 4 PIN
APITECH