SNJ54ABT240W [TI]

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS; 八路缓冲器/驱动器,具有三态输出
SNJ54ABT240W
型号: SNJ54ABT240W
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
八路缓冲器/驱动器,具有三态输出

总线驱动器 总线收发器 逻辑集成电路 输出元件 信息通信管理
文件: 总16页 (文件大小:523K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN54ABT240, SN74ABT240A  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS098I – JANUARY 1991 – REVISED JUNE 2002  
SN54ABT240 . . . J OR W PACKAGE  
SN74ABT240A . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Typical V  
(Output Ground Bounce)  
OLP  
<1 V at V  
= 5 V, T = 25°C  
CC  
A
High-Drive Outputs (–32-mA I , 64-mA I  
)
OL  
OH  
I
Supports Partial-Power-Down Mode  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
off  
Operation  
2OE  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
13 2A2  
12 1Y4  
description  
11  
2A1  
These octal buffers and line drivers are designed  
specifically to improve both the performance and  
density of 3-state memory address drivers, clock  
drivers, and bus-oriented receivers and  
transmitters. Together with the SN54ABT241,  
SN54ABT240 . . . FK PACKAGE  
(TOP VIEW)  
SN74ABT241A,  
SN54ABT244,  
and  
SN74ABT244A, these devices provide the choice  
of selected combinations of inverting and  
noninverting outputs, symmetrical active-low  
output-enable (OE) inputs, and complementary  
OE and OE inputs.  
3
2
1
20 19  
18  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
1A2  
2Y3  
1A3  
2Y2  
1A4  
4
5
6
7
8
17  
16  
15  
14  
The SN54ABT240 and SN74ABT240A are  
organized as two 4-bit buffers/line drivers with  
separate OE inputs. When OE is low, the devices  
pass inverted data from the A inputs to the Y  
outputs. When OE is high, the outputs are in the  
high-impedance state.  
9 10 11 12 13  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – N  
Tube  
SN74ABT240AN  
SN74ABT240AN  
Tube  
SN74ABT240ADW  
SN74ABT240ADWR  
SN74ABT240ANSR  
SN74ABT240ADBR  
SN74ABT240APWR  
SNJ54ABT240J  
SOIC – DW  
ABT240A  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
–40°C to 85°C  
SOP – NS  
SSOP – DB  
TSSOP – PW  
CDIP – J  
ABT240A  
AB240A  
AB240A  
SNJ54ABT240J  
SNJ54ABT240W  
SNJ54ABT240FK  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54ABT240W  
SNJ54ABT240FK  
LCCC – FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54ABT240, SN74ABT240A  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS098I JANUARY 1991 REVISED JUNE 2002  
description (continued)  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
L
H
Z
H
X
logic diagram (positive logic)  
1
19  
1OE  
2OE  
2A1  
2
18  
16  
14  
12  
11  
13  
15  
17  
9
7
5
3
1A1  
1Y1  
1Y2  
1Y3  
1Y4  
2Y1  
2Y2  
2Y3  
2Y4  
4
1A2  
2A2  
2A3  
2A4  
6
1A3  
8
1A4  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V  
I
Voltage range applied to any output in the high-impedance or power-off state, V . . . . . . . . . 0.5 V to 5.5 V  
O
Current into any output in the low state, I : SN54ABT240 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA  
O
SN74ABT240A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 mA  
IK  
OK  
I
Output clamp current, I  
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
O
Package thermal impedance, θ (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W  
JA  
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W  
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C  
stg  
Stresses beyond those listed under absolute maximum ratingsmay cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditionsis not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54ABT240, SN74ABT240A  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS098I JANUARY 1991 REVISED JUNE 2002  
recommended operating conditions (see Note 3)  
SN54ABT240 SN74ABT240A  
UNIT  
MIN  
4.5  
2
MAX  
MIN  
4.5  
2
MAX  
V
V
V
V
Supply voltage  
5.5  
5.5  
V
V
CC  
High-level input voltage  
Low-level input voltage  
Input voltage  
IH  
0.8  
0.8  
V
IL  
0
V
CC  
0
V
CC  
V
I
I
I
High-level output current  
Low-level output current  
Input transition rise or fall rate  
Operating free-air temperature  
24  
48  
32  
64  
5
mA  
mA  
ns/V  
°C  
OH  
OL  
t/v  
Outputs enabled  
5
T
55  
125  
40  
85  
A
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
= 25°C  
SN54ABT240 SN74ABT240A  
A
PARAMETER  
TEST CONDITIONS  
UNIT  
MIN TYP  
MAX  
MIN  
MAX  
MIN  
MAX  
V
V
V
V
= 4.5 V,  
= 4.5 V,  
= 5 V,  
I = 18 mA  
1.2  
1.2  
1.2  
V
IK  
CC  
CC  
CC  
I
I
I
I
I
I
I
= 3 mA  
= 3 mA  
= 24 mA  
= 32 mA  
= 48 mA  
= 64 mA  
2.5  
3
2.5  
3
2.5  
3
OH  
OH  
OH  
OH  
OL  
OL  
V
OH  
V
2
2
V
= 4.5 V  
= 4.5 V  
CC  
CC  
2*  
2
0.55  
0.55  
V
V
V
V
OL  
0.55*  
0.55  
100  
mV  
µA  
µA  
µA  
µA  
µA  
mA  
µA  
mA  
µA  
hys  
I
I
I
I
I
I
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 5.5 V,  
= 5.5 V,  
= 5.5 V,  
= 0,  
V = V or GND  
I CC  
±1  
10  
±1  
10  
±1  
10  
I
V
O
V
O
= 2.7 V  
= 0.5 V  
OZH  
OZL  
off  
10  
±100  
50  
10  
10  
±100  
50  
V or V 4.5 V  
I
O
= 5.5 V, V = 5.5 V  
O
Outputs high  
= 2.5 V  
50  
180  
250  
30  
CEX  
= 5.5 V,  
V
O
50  
100  
1
180  
250  
30  
50  
50  
180  
250  
30  
O
Outputs high  
Outputs low  
V
= 5.5 V, I = 0,  
O
CC  
I
24  
CC  
V = V  
I
or GND  
CC  
Outputs disabled  
0.5  
250  
250  
250  
V
= 5.5 V,  
CC  
Outputs enabled  
Outputs disabled  
1.5  
0.05  
1.5  
1.5  
0.05  
1.5  
1.5  
0.05  
1.5  
Data  
One input at 3.4 V,  
Other inputs at  
inputs  
§
mA  
I  
CC  
V
CC  
or GND  
Control  
inputs  
V
CC  
= 5.5 V, One input at 3.4 V,  
or GND  
Other inputs at V  
CC  
V = 2.5 V or 0.5 V  
C
C
4
pF  
pF  
i
I
V
O
= 2.5 V or 0.5 V  
7.5  
o
* On products compliant to MIL-PRF-38535, this parameter does not apply.  
§
All typical values are at V  
= 5 V.  
CC  
Not more than one output should be tested at a time, and the duration of the test should not exceed one second.  
This is the increase in supply current for each input that is at the specified TTL voltage level rather than V  
or GND.  
CC  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54ABT240, SN74ABT240A  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS098I JANUARY 1991 REVISED JUNE 2002  
switching characteristics over recommended ranges of supply voltage and operating free-air  
temperature, C = 50 pF (unless otherwise noted) (see Figure 1)  
L
SN54ABT240  
= 5 V,  
FROM  
(INPUT)  
TO  
(OUTPUT)  
V
CC  
A
PARAMETER  
UNIT  
T
= 25°C  
TYP  
2.9  
MIN  
MAX  
MIN  
1
MAX  
4.3  
4.5  
5.8  
6.2  
5.9  
5.9  
t
t
t
t
t
t
0.8  
1
5.5  
5.5  
7.5  
7.7  
7
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
A
Y
Y
Y
ns  
ns  
ns  
1.6  
1.1  
1.1  
1.8  
1.6  
3.1  
3.1  
0.8  
0.8  
1.7  
1.3  
OE  
OE  
2.7  
4.6  
4
7.2  
switching characteristics over recommended ranges of supply voltage and operating free-air  
temperature, C = 50 pF (unless otherwise noted) (see Figure 1)  
L
SN74ABT240A  
= 5 V,  
FROM  
(INPUT)  
TO  
(OUTPUT)  
V
CC  
A
PARAMETER  
UNIT  
T
= 25°C  
TYP  
2.9  
MIN  
MAX  
MIN  
1
MAX  
4.1  
4.6  
4.7  
5.8  
5.7  
5.4  
t
t
t
t
t
t
1
1.6  
1.1  
1.1  
1.8  
1.6  
4.8  
4.8  
5.2  
6.2  
6.4  
5.8  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
A
Y
Y
Y
ns  
ns  
ns  
1.6  
1.1  
1.1  
1.8  
1.6  
3.1  
3.1  
OE  
OE  
2.7  
4.6  
4
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
SN54ABT240, SN74ABT240A  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS098I JANUARY 1991 REVISED JUNE 2002  
PARAMETER MEASUREMENT INFORMATION  
7 V  
Open  
TEST  
/t  
S1  
S1  
500 Ω  
From Output  
Under Test  
t
Open  
7 V  
PLH PHL  
GND  
t
/t  
PLZ PZL  
C
= 50 pF  
t
/t  
Open  
L
PHZ PZH  
500 Ω  
(see Note A)  
3 V  
0 V  
LOAD CIRCUIT  
Timing Input  
Data Input  
1.5 V  
t
w
t
t
h
su  
3 V  
0 V  
3 V  
0 V  
Input  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
3 V  
0 V  
3 V  
0 V  
Output  
Control  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
Input  
t
PZL  
t
t
t
PHL  
PLH  
PHL  
t
PLZ  
Output  
Waveform 1  
S1 at 7 V  
3.5 V  
V
V
OH  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
Output  
V
V
+ 0.3 V  
OL  
V
OL  
OL  
(see Note B)  
t
PHZ  
t
PLH  
t
PZH  
Output  
Waveform 2  
S1 at Open  
(see Note B)  
V
OH  
V
V
OH  
0.3 V  
OH  
1.5 V  
1.5 V  
Output  
0 V  
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. includes probe and jig capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2.5 ns, t 2.5 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
18-Jul-2006  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
LCCC  
CDIP  
CFP  
Drawing  
5962-9318801M2A  
5962-9318801MRA  
5962-9318801MSA  
SN74ABT240ADBLE  
SN74ABT240ADBR  
ACTIVE  
ACTIVE  
FK  
J
20  
20  
20  
20  
20  
1
1
1
TBD  
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
Call TI  
ACTIVE  
W
OBSOLETE  
ACTIVE  
SSOP  
SSOP  
DB  
DB  
Call TI  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74ABT240ADBRG4  
SN74ABT240ADW  
SN74ABT240ADWE4  
SN74ABT240ADWR  
SN74ABT240ADWRE4  
SN74ABT240AN  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SSOP  
SOIC  
SOIC  
SOIC  
SOIC  
PDIP  
PDIP  
SO  
DB  
DW  
DW  
DW  
DW  
N
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
20  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
SN74ABT240ANE4  
SN74ABT240ANSR  
SN74ABT240ANSRE4  
SN74ABT240APW  
SN74ABT240APWE4  
N
20  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
NS  
NS  
PW  
PW  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SO  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
TSSOP  
TSSOP  
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74ABT240APWLE  
SN74ABT240APWR  
OBSOLETE TSSOP  
PW  
PW  
20  
20  
TBD  
Call TI  
Call TI  
ACTIVE  
TSSOP  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74ABT240APWRE4  
ACTIVE  
TSSOP  
PW  
20  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SNJ54ABT240FK  
SNJ54ABT240J  
SNJ54ABT240W  
ACTIVE  
ACTIVE  
ACTIVE  
LCCC  
CDIP  
CFP  
FK  
J
20  
20  
20  
1
1
1
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
W
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
18-Jul-2006  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
MECHANICAL DATA  
MLCC006B – OCTOBER 1996  
FK (S-CQCC-N**)  
LEADLESS CERAMIC CHIP CARRIER  
28 TERMINAL SHOWN  
A
B
NO. OF  
TERMINALS  
**  
18 17 16 15 14 13 12  
MIN  
MAX  
MIN  
MAX  
0.342  
(8,69)  
0.358  
(9,09)  
0.307  
(7,80)  
0.358  
(9,09)  
19  
20  
11  
10  
9
20  
28  
44  
52  
68  
84  
0.442  
(11,23)  
0.458  
(11,63)  
0.406  
(10,31)  
0.458  
(11,63)  
21  
B SQ  
22  
0.640  
(16,26)  
0.660  
(16,76)  
0.495  
(12,58)  
0.560  
(14,22)  
8
A SQ  
23  
0.739  
(18,78)  
0.761  
(19,32)  
0.495  
(12,58)  
0.560  
(14,22)  
7
24  
25  
6
0.938  
(23,83)  
0.962  
(24,43)  
0.850  
(21,6)  
0.858  
(21,8)  
5
1.141  
(28,99)  
1.165  
(29,59)  
1.047  
(26,6)  
1.063  
(27,0)  
26 27 28  
1
2
3
4
0.080 (2,03)  
0.064 (1,63)  
0.020 (0,51)  
0.010 (0,25)  
0.020 (0,51)  
0.010 (0,25)  
0.055 (1,40)  
0.045 (1,14)  
0.045 (1,14)  
0.035 (0,89)  
0.045 (1,14)  
0.035 (0,89)  
0.028 (0,71)  
0.022 (0,54)  
0.050 (1,27)  
4040140/D 10/96  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package can be hermetically sealed with a metal lid.  
D. The terminals are gold plated.  
E. Falls within JEDEC MS-004  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Low Power Wireless www.ti.com/lpw  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2006, Texas Instruments Incorporated  

相关型号:

SNJ54ABT241AJ

ABT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDIP20
TI

SNJ54ABT241AW

ABT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDFP20
TI

SNJ54ABT241FK

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SNJ54ABT241J

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SNJ54ABT241W

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SNJ54ABT244FK

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SNJ54ABT244J

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SNJ54ABT244W

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
TI

SNJ54ABT245AFK

OCTAL BUS TRANSCEIVERS WITH 3 STATE OUTPUTS
TI

SNJ54ABT245AJ

OCTAL BUS TRANSCEIVERS WITH 3 STATE OUTPUTS
TI

SNJ54ABT245AW

OCTAL BUS TRANSCEIVERS WITH 3 STATE OUTPUTS
TI

SNJ54ABT25241FK

ABT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CQCC28
TI