SNJ54HCT541W [TI]

OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS; 八路缓冲器和线路与3态输出驱动程序
SNJ54HCT541W
型号: SNJ54HCT541W
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
八路缓冲器和线路与3态输出驱动程序

输出元件 驱动
文件: 总13页 (文件大小:336K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢊ ꢅꢆꢋꢌ ꢍꢎꢏ ꢏ ꢐꢑꢀ ꢋꢁꢒ ꢌ ꢓꢁꢐ ꢒ ꢑꢓ ꢔ ꢐꢑ  
SCLS306C − JANUARY 1996 − REVISED AUGUST 2003  
SN54HCT541 . . . J OR W PACKAGE  
SN74HCT541 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
Operating Voltage Range of 4.5 V to 5.5 V  
High-Current 3-State Outputs Interface  
Directly With System Bus or Can Drive Up  
To 15 LSTTL Loads  
OE1  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
V
CC  
OE2  
Y1  
1
2
3
4
5
6
7
8
9
20  
19  
18  
D
D
D
D
D
D
Low Power Consumption, 80-µA Max I  
CC  
Typical t = 12 ns  
pd  
6-mA Output Drive at 5 V  
17 Y2  
16 Y3  
15 Y4  
14 Y5  
13 Y6  
12 Y7  
11 Y8  
Low Input Current of 1 µA Max  
Inputs Are TTL-Voltage Compatible  
Data Flow-Through Pinout (All Inputs on  
Opposite Side From Outputs)  
GND 10  
description/ordering information  
SN54HCT541 . . . FK PACKAGE  
(TOP VIEW)  
These octal buffers and line drivers are designed  
to have the performance of the popular ’HC240  
series devices and to offer a pinout with inputs and  
outputs on opposite sides of the package. This  
arrangement greatly facilitates printed circuit  
board layout.  
3
2
1
20 19  
18  
Y1  
Y2  
Y3  
A3  
A4  
A5  
A6  
A7  
4
5
6
7
8
17  
16  
The 3-state control gate is a 2-input NOR. If either  
output-enable (OE1 or OE2) input is high, all eight  
outputs are in the high-impedance state. The  
’HCT541 devices provide true data at the outputs.  
15 Y4  
14  
Y5  
9 10 11 12 13  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
Tube of 20  
Tube of 25  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 70  
Reel of 2000  
Reel of 250  
Tube of 20  
Tube of 85  
Tube of 55  
SN74HCT541N  
SN74HCT541N  
SN74HCT541DW  
SN74HCT541DWR  
SN74HCT541NSR  
SN74HCT541DBR  
SN74HCT541PW  
SN74HCT541PWR  
SN74HCT541PWT  
SNJ54HCT541J  
SOIC − DW  
HCT541  
SOP − NS  
HCT541  
HT541  
−40°C to 85°C  
SSOP − DB  
TSSOP − PW  
HT541  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HCT541J  
SNJ54HCT541W  
SNJ54HCT541W  
SNJ54HCT541FK  
−55°C to 125°C  
SNJ54HCT541FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢊ ꢚ ꢥ ꢝ ꢜꢨ ꢣꢢ ꢠꢡ ꢢꢜ ꢞꢥ ꢧꢙ ꢟꢚ ꢠ ꢠꢜ ꢯꢓ ꢌꢗ ꢘꢑ ꢏ ꢗꢖꢰꢂ ꢖꢂꢈ ꢟꢧꢧ ꢥꢟ ꢝ ꢟ ꢞꢤ ꢠꢤꢝ ꢡ ꢟ ꢝ ꢤ ꢠꢤ ꢡꢠꢤ ꢨ  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢣ ꢚꢧ ꢤꢡꢡ ꢜ ꢠꢪꢤ ꢝ ꢬꢙ ꢡꢤ ꢚ ꢜꢠꢤ ꢨꢩ ꢊ ꢚ ꢟꢧ ꢧ ꢜ ꢠꢪꢤ ꢝ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢡ ꢈ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢙꢜ ꢚ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢂꢃ ꢇꢈ ꢀꢁꢉ ꢃ ꢄꢅ ꢆꢂ ꢃ ꢇ  
ꢊꢅ ꢆꢋ ꢌ ꢍ ꢎ ꢏꢏ ꢐꢑ ꢀ ꢋꢁ ꢒ ꢌꢓ ꢁ ꢐ ꢒꢑ ꢓ ꢔꢐ ꢑꢀ  
ꢕꢓ ꢆ ꢄ ꢖ ꢗꢀꢆꢋꢆ ꢐ ꢊꢎꢆ ꢘꢎ ꢆꢀ  
SCLS306C − JANUARY 1996 − REVISED AUGUST 2003  
FUNCTION TABLE  
(each buffer/driver)  
INPUTS  
OUTPUT  
Y
OE1  
L
OE2  
L
A
L
L
H
Z
Z
L
L
H
X
X
H
X
X
H
logic diagram (positive logic)  
1
OE1  
OE2  
19  
2
18  
A1  
Y1  
To Seven Other Channels  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
CC  
I
Input clamp current, I (V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
IK  
I
CC  
Output clamp current, I  
(V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 mA  
Continuous current through V  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 mA  
Package thermal impedance, θ (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W  
JA  
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W  
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢊ ꢅꢆꢋꢌ ꢍꢎꢏ ꢏ ꢐꢑꢀ ꢋꢁꢒ ꢌ ꢓꢁꢐ ꢒ ꢑꢓ ꢔ ꢐꢑ  
ꢕ ꢓꢆ ꢄ ꢖ ꢗꢀꢆꢋꢆ ꢐ ꢊ ꢎꢆ ꢘꢎ ꢆ  
SCLS306C − JANUARY 1996 − REVISED AUGUST 2003  
recommended operating conditions (see Note 3)  
SN54HCT541  
SN74HCT541  
MIN NOM MAX  
UNIT  
MIN NOM  
MAX  
V
V
V
V
V
Supply voltage  
4.5  
2
5
5.5  
4.5  
2
5
5.5  
V
V
CC  
IH  
IL  
I
High-level input voltage  
Low-level input voltage  
Input voltage  
V
V
= 4.5 V to 5.5 V  
= 4.5 V to 5.5 V  
CC  
0.8  
0.8  
V
CC  
0
0
V
V
0
0
V
V
V
CC  
CC  
Output voltage  
V
O
CC  
CC  
t/v  
Input transition rise/fall time  
Operating free-air temperature  
500  
125  
500  
85  
ns  
°C  
T
A
−55  
−40  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
= 25°C  
SN54HCT541 SN74HCT541  
A
PARAMETER  
TEST CONDITIONS  
V
UNIT  
V
CC  
MIN  
TYP  
MAX  
MIN  
4.4  
MAX  
MIN  
4.4  
MAX  
I
I
I
I
= −20 µA  
= −6 mA  
= 20 µA  
= 6 mA  
4.4 4.499  
OH  
OH  
OL  
OL  
V
V = V or V  
IH  
4.5 V  
4.5 V  
OH  
OL  
I
IL  
3.98  
4.3  
0.001  
0.17  
0.1  
3.7  
3.84  
0.1  
0.26  
100  
0.5  
8
0.1  
0.4  
0.1  
0.33  
1000  
5
V
V = V or V  
V
I
IH  
IL  
I
I
I
V = V  
I
or 0  
5.5 V  
5.5 V  
5.5 V  
1000  
10  
nA  
µA  
µA  
I
CC  
V
O
= V  
or 0,  
or 0,  
V = V or V  
0.01  
OZ  
CC  
CC  
I
IH  
= 0  
IL  
V = V  
CC  
I
O
160  
80  
I
One input at 0.5 V or 2.4 V,  
Other inputs at 0 or V  
5.5 V  
1.4  
3
2.4  
10  
3
2.9  
10  
mA  
pF  
I  
CC  
CC  
4.5 V  
to 5.5 V  
C
10  
i
This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V  
.
CC  
switching characteristics over recommended operating free-air temperature range, C = 50 pF  
L
(unless otherwise noted) (see Figure 1)  
T
A
= 25°C  
TYP  
13  
SN54HCT541 SN74HCT541  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
UNIT  
ns  
CC  
MIN  
MAX  
23  
MIN  
MAX  
34  
MIN  
MAX  
29  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
t
t
t
t
A
Y
Y
Y
Y
pd  
en  
dis  
t
12  
21  
31  
26  
21  
30  
45  
38  
ns  
OE  
OE  
19  
27  
41  
34  
19  
30  
45  
38  
ns  
18  
27  
41  
34  
8
12  
18  
15  
ns  
7
11  
16  
14  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢂꢃ ꢇꢈ ꢀꢁꢉ ꢃ ꢄꢅ ꢆꢂ ꢃ ꢇ  
ꢊꢅ ꢆꢋ ꢌ ꢍ ꢎ ꢏꢏ ꢐꢑ ꢀ ꢋꢁ ꢒ ꢌꢓ ꢁ ꢐ ꢒꢑ ꢓ ꢔꢐ ꢑꢀ  
ꢕꢓ ꢆ ꢄ ꢖ ꢗꢀꢆꢋꢆ ꢐ ꢊꢎꢆ ꢘꢎ ꢆꢀ  
SCLS306C − JANUARY 1996 − REVISED AUGUST 2003  
switching characteristics over recommended operating free-air temperature range, C = 150 pF  
L
(unless otherwise noted) (see Figure 1)  
T
A
= 25°C  
TYP  
20  
SN54HCT541 SN74HCT541  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
UNIT  
ns  
CC  
MIN  
MAX  
33  
MIN  
MAX  
49  
MIN  
MAX  
42  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
t
pd  
t
en  
t
t
A
Y
Y
Y
19  
30  
45  
38  
26  
40  
60  
50  
ns  
OE  
25  
36  
54  
45  
17  
42  
63  
53  
ns  
14  
38  
57  
48  
operating characteristics, T = 25°C  
A
PARAMETER  
TEST CONDITIONS  
TYP  
UNIT  
C
Power dissipation capacitance per buffer/driver  
No load  
35  
pF  
pd  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢊ ꢅꢆꢋꢌ ꢍꢎꢏ ꢏ ꢐꢑꢀ ꢋꢁꢒ ꢌ ꢓꢁꢐ ꢒ ꢑꢓ ꢔ ꢐꢑ  
ꢕ ꢓꢆ ꢄ ꢖ ꢗꢀꢆꢋꢆ ꢐ ꢊ ꢎꢆ ꢘꢎ ꢆ  
SCLS306C − JANUARY 1996 − REVISED AUGUST 2003  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
PARAMETER  
R
C
S1  
S2  
L
L
50 pF  
or  
150 pF  
t
Open  
Closed  
Closed  
Open  
PZH  
S1  
S2  
Test  
Point  
t
t
t
1 kΩ  
1 kΩ  
en  
dis  
pd  
R
t
t
t
L
PZL  
PHZ  
PLZ  
From Output  
Under Test  
Open  
Closed  
Open  
50 pF  
C
L
Closed  
(see Note A)  
50 pF  
or  
or t  
−−  
Open  
Open  
t
150 pF  
LOAD CIRCUIT  
Input  
3 V  
2.7 V  
2.7 V  
1.3 V  
0.3 V  
1.3 V  
0.3 V  
0 V  
t
t
r
f
VOLTAGE WAVEFORM  
INPUT RISE AND FALL TIMES  
3 V  
0 V  
Output  
Control  
(Low-Level  
Enabling)  
3 V  
0 V  
Input  
1.3 V  
1.3 V  
1.3 V  
1.3 V  
t
t
PLH  
PHL  
90%  
t
t
PLZ  
PZL  
V
V
OH  
In-Phase  
Output  
V  
CC  
Output  
Waveform 1  
(See Note B)  
90%  
t
1.3 V  
10%  
1.3 V  
10%  
1.3 V  
10%  
t
OL  
V
OL  
OH  
t
r
f
f
t
t
t
PHL  
90%  
PLH  
PZH  
PHZ  
Out-of-  
Phase  
Output  
V
V
OH  
V
Output  
Waveform 2  
(See Note B)  
90%  
t
90%  
1.3 V  
10%  
1.3 V  
10%  
1.3 V  
OL  
0 V  
t
r
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES  
NOTES: A.  
C includes probe and test-fixture capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following  
characteristics: PRR 1 MHz, Z = 50 , t = 6 ns, t = 6 ns.  
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
dis  
PLZ  
PZL  
PLH  
PHZ  
PZH  
PHL  
are the same as t  
.
en  
are the same as t .  
pd  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MLCC006B – OCTOBER 1996  
FK (S-CQCC-N**)  
LEADLESS CERAMIC CHIP CARRIER  
28 TERMINAL SHOWN  
A
B
NO. OF  
TERMINALS  
**  
18 17 16 15 14 13 12  
MIN  
MAX  
MIN  
MAX  
0.342  
(8,69)  
0.358  
(9,09)  
0.307  
(7,80)  
0.358  
(9,09)  
19  
20  
11  
10  
9
20  
28  
44  
52  
68  
84  
0.442  
(11,23)  
0.458  
(11,63)  
0.406  
(10,31)  
0.458  
(11,63)  
21  
B SQ  
22  
0.640  
(16,26)  
0.660  
(16,76)  
0.495  
(12,58)  
0.560  
(14,22)  
8
A SQ  
23  
0.739  
(18,78)  
0.761  
(19,32)  
0.495  
(12,58)  
0.560  
(14,22)  
7
24  
25  
6
0.938  
(23,83)  
0.962  
(24,43)  
0.850  
(21,6)  
0.858  
(21,8)  
5
1.141  
(28,99)  
1.165  
(29,59)  
1.047  
(26,6)  
1.063  
(27,0)  
26 27 28  
1
2
3
4
0.080 (2,03)  
0.064 (1,63)  
0.020 (0,51)  
0.010 (0,25)  
0.020 (0,51)  
0.010 (0,25)  
0.055 (1,40)  
0.045 (1,14)  
0.045 (1,14)  
0.035 (0,89)  
0.045 (1,14)  
0.035 (0,89)  
0.028 (0,71)  
0.022 (0,54)  
0.050 (1,27)  
4040140/D 10/96  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package can be hermetically sealed with a metal lid.  
D. The terminals are gold plated.  
E. Falls within JEDEC MS-004  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL  
MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002  
N (R-PDIP-T**)  
PLASTIC DUAL-IN-LINE PACKAGE  
16 PINS SHOWN  
PINS **  
14  
16  
18  
20  
DIM  
0.775  
0.775  
0.920  
1.060  
A MAX  
A
(19,69) (19,69) (23,37) (26,92)  
16  
9
0.745  
0.745  
0.850  
0.940  
A MIN  
(18,92) (18,92) (21,59) (23,88)  
MS-100  
VARIATION  
0.260 (6,60)  
0.240 (6,10)  
AA  
BB  
AC  
AD  
C
1
8
0.070 (1,78)  
0.045 (1,14)  
D
0.045 (1,14)  
0.325 (8,26)  
0.300 (7,62)  
0.020 (0,51) MIN  
D
0.030 (0,76)  
0.015 (0,38)  
Gauge Plane  
0.200 (5,08) MAX  
Seating Plane  
0.010 (0,25) NOM  
0.125 (3,18) MIN  
0.100 (2,54)  
0.430 (10,92) MAX  
0.021 (0,53)  
0.015 (0,38)  
0.010 (0,25)  
M
14/18 PIN ONLY  
20 pin vendor option  
D
4040049/E 12/2002  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body lrngth (Dim A).  
D. The 20 pin end lead shoulder width is a vendor option, either half or full width.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSOI003E – JANUARY 1995 – REVISED SEPTEMBER 2001  
DW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
16 PINS SHOWN  
0.020 (0,51)  
0.014 (0,35)  
9
0.050 (1,27)  
16  
0.010 (0,25)  
0.419 (10,65)  
0.400 (10,15)  
0.010 (0,25) NOM  
0.299 (7,59)  
0.291 (7,39)  
Gage Plane  
0.010 (0,25)  
1
8
0°– 8°  
0.050 (1,27)  
0.016 (0,40)  
A
Seating Plane  
0.012 (0,30)  
0.004 (0,10)  
0.004 (0,10)  
0.104 (2,65) MAX  
PINS **  
16  
18  
20  
24  
0.610  
28  
DIM  
0.410  
0.462  
0.510  
0.710  
(18,03)  
A MAX  
(10,41) (11,73) (12,95) (15,49)  
0.400  
0.453  
0.500  
0.600  
0.700  
(17,78)  
A MIN  
(10,16) (11,51) (12,70) (15,24)  
4040000/E 08/01  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
D. Falls within JEDEC MS-013  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, maskworkright, orotherTIintellectualpropertyrightrelatingtoanycombination, machine, orprocess  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2003, Texas Instruments Incorporated  

相关型号:

SNJ54HCT563J

Bus Driver,
ROCHESTER

SNJ54HCT564FK-00

HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CQCC20
TI

SNJ54HCT573AFK

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20
TI

SNJ54HCT573AJ

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20
TI

SNJ54HCT573FK

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SNJ54HCT573FK-00

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20
TI

SNJ54HCT573J

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SNJ54HCT573W

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
TI

SNJ54HCT574FK

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
TI

SNJ54HCT574FKR

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20
TI

SNJ54HCT574J

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
TI

SNJ54HCT574J-00

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20
TI