SNJ54LV07AFK [TI]

HEX BUFFERS / DRIVERS WITH OPEN - DRAIN OUTPUTS; HEX缓冲器/驱动器具有开放 - 漏输出
SNJ54LV07AFK
型号: SNJ54LV07AFK
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

HEX BUFFERS / DRIVERS WITH OPEN - DRAIN OUTPUTS
HEX缓冲器/驱动器具有开放 - 漏输出

驱动器 输出元件
文件: 总11页 (文件大小:312K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢀꢁ ꢇꢃ ꢄꢅ ꢆꢇ ꢈ  
ꢊꢋꢌ ꢍꢎꢏ ꢏ ꢋꢐꢀꢑ ꢒ ꢐꢓ ꢅ ꢋꢐ ꢀ  
ꢔ ꢓꢕ ꢊ ꢖ ꢗꢋꢁ ꢘꢒꢐꢈꢓ ꢁ ꢖ ꢎꢕ ꢗ ꢎꢕꢀ  
SCES337G − MAY 2000 − REVISED DECEMBER 2004  
SN54LV07A . . . J OR W PACKAGE  
SN74LV07A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
2-V to 5.5-V V  
Operation  
CC  
Typical V  
OLP  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
<0.8 V at V  
CC  
A
1A  
1Y  
2A  
2Y  
3A  
V
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
D
D
D
D
D
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
CC  
OHV  
CC  
OH  
6A  
6Y  
5A  
5Y  
4A  
4Y  
= 3.3 V, T = 25°C  
A
Outputs Are Disabled During Power Up and  
Power Down With Inputs Tied to V  
CC  
Support Mixed-Mode Voltage Operation on  
All Ports  
3Y  
GND  
8
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
SN54LV07A . . . FK PACKAGE  
(TOP VIEW)  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
3
2
1 20 19  
18  
6Y  
NC  
5A  
NC  
5Y  
2A  
NC  
2Y  
4
5
6
7
8
description/ordering information  
17  
16  
15  
14  
These hex buffers/drivers are designed for 2-V to  
5.5-V V  
operation.  
NC  
3A  
CC  
The ’LV07A devices perform the Boolean function  
Y = A in positive logic.  
9 10 11 12 13  
The open-drain outputs require pullup resistors to  
perform correctly and can be connected to other  
open-drain outputs to implement active-low  
wired-OR or active-high wired-AND functions.  
NC − No internal connection  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the devices when they are powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube of 50  
SN74LV07AD  
SOIC − D  
LV07A  
Reel of 2500  
Reel of 2000  
Reel of 2000  
Tube of 90  
SN74LV07ADR  
SN74LV07ANSR  
SN74LV07ADBR  
SN74LV07APW  
SN74LV07APWR  
SN74LV07APWT  
SN74LV07ADGVR  
SNJ54LV07AJ  
SOP − NS  
74LV07A  
LV07A  
SSOP − DB  
−40°C to 85°C  
Reel of 2000  
Reel of 250  
Reel of 2000  
Tube of 25  
TSSOP − PW  
LV07A  
TVSOP − DGV  
CDIP − J  
LV07A  
SNJ54LV07AJ  
SNJ54LV07AW  
SNJ54LV07AFK  
−55°C to 125°C  
CFP − W  
Tube of 150  
Tube of 55  
SNJ54LV07AW  
SNJ54LV07AFK  
LCCC − FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2004, Texas Instruments Incorporated  
ꢎ ꢁ ꢄꢋꢀꢀ ꢖ ꢕꢊ ꢋꢐꢔ ꢓꢀ ꢋ ꢁ ꢖꢕꢋꢒ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢗꢐ ꢖ ꢒ ꢎ ꢥꢕ ꢓꢖ ꢁ  
ꢤꢧ  
ꢨꢤ ꢧ ꢤ ꢡ ꢢ ꢙ ꢢ ꢧ ꢜ ꢫ  
ꢜꢙ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈ ꢉ ꢀꢁ ꢇꢃ ꢄꢅ ꢆ ꢇꢈ  
ꢊ ꢋꢌ ꢍ ꢎ ꢏꢏ ꢋꢐ ꢀꢑ ꢒ ꢐꢓ ꢅ ꢋꢐ ꢀ  
ꢔꢓ ꢕ ꢊ ꢖꢗꢋ ꢁꢘꢒ ꢐ ꢈꢓ ꢁ ꢖ ꢎꢕꢗ ꢎꢕ ꢀ  
SCES337G − MAY 2000 − REVISED DECEMBER 2004  
FUNCTION TABLE  
(each buffer/driver)  
INPUT  
A
OUTPUT  
Y
H
L
H
L
logic diagram, each buffer/driver (positive logic)  
A
Y
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
I
Voltage range applied to any output in the high-impedance or power-off state, V  
O
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −20 mA  
IK  
OK  
I
Output clamp current, I  
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
O
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −35 mA  
Continuous current through V  
O
O
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
CC  
Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W  
JA  
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W  
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢀꢁ ꢇꢃ ꢄꢅ ꢆꢇ ꢈ  
ꢊꢋꢌ ꢍꢎꢏ ꢏ ꢋꢐꢀꢑ ꢒ ꢐꢓ ꢅ ꢋꢐ ꢀ  
ꢔ ꢓꢕ ꢊ ꢖ ꢗꢋꢁ ꢘꢒꢐꢈꢓ ꢁ ꢖ ꢎꢕ ꢗꢎ ꢕꢀ  
SCES337G − MAY 2000 − REVISED DECEMBER 2004  
recommended operating conditions (see Note 3)  
SN54LV07A  
MIN MAX  
SN74LV07A  
MIN MAX  
UNIT  
V
V
Supply voltage  
2
5.5  
2
5.5  
V
CC  
V
V
V
V
V
V
V
V
= 2 V  
1.5  
1.5  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
= 2 V  
V
CC  
V
CC  
V
CC  
× 0.7  
V
CC  
V
CC  
V
CC  
× 0.7  
High-level input voltage  
V
V
IH  
× 0.7  
× 0.7  
× 0.7  
× 0.7  
0.5  
× 0.3  
× 0.3  
× 0.3  
5.5  
5.5  
50  
0.5  
× 0.3  
× 0.3  
× 0.3  
5.5  
5.5  
50  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
V
V
CC  
CC  
CC  
CC  
CC  
CC  
V
IL  
Low-level input voltage  
V
V
V
V
V
V
Input voltage  
0
0
0
0
V
V
I
Output voltage  
O
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2 V  
µA  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
2
2
I
Low-level output current  
OL  
8
8
mA  
16  
16  
200  
100  
20  
200  
100  
20  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
ns/V  
T
A
−55  
125  
−40  
85  
°C  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
SN54LV07A  
SN74LV07A  
PARAMETER  
TEST CONDITIONS  
UNIT  
V
CC  
MIN  
TYP  
MAX  
0.1  
0.4  
0.44  
0.55  
1
MIN  
TYP  
MAX  
0.1  
0.4  
0.44  
0.55  
1
I
I
I
I
= 50 µA  
2 V to 5.5 V  
2.3 V  
OL  
OL  
OL  
OL  
= 2 mA  
= 8 mA  
= 16 mA  
V
OL  
V
3 V  
4.5 V  
I
I
I
I
V = 5.5 V or GND  
0 to 5.5 V  
5.5 V  
µA  
µA  
µA  
µA  
pF  
I
I
V = V  
IH  
,
V
= V  
CC  
2.5  
20  
2.5  
20  
OH  
CC  
off  
I
OH  
= 0  
V = V  
CC  
or GND,  
I
O
5.5 V  
I
V or V = 0 to 5.5 V  
0
5
5
I
O
C
V = V  
or GND  
3.3 V  
1.6  
1.6  
i
I
CC  
ꢝꢢ ꢜ ꢛ ꢯꢣ ꢨꢚ ꢤ ꢜ ꢢ ꢞꢦ ꢝꢢ ꢰ ꢢ ꢪꢞ ꢨꢡꢢ ꢣꢙꢫ ꢥ ꢚꢤ ꢧꢤ ꢟꢙ ꢢꢧ ꢛꢜ ꢙꢛ ꢟ ꢝꢤ ꢙꢤ ꢤꢣ ꢝ ꢞꢙ ꢚꢢꢧ  
ꢟ ꢚꢤ ꢣ ꢯꢢ ꢞꢧ ꢝꢛ ꢜ ꢟ ꢞꢣ ꢙꢛ ꢣꢠꢢ ꢙ ꢚꢢ ꢜ ꢢ ꢨꢧ ꢞꢝ ꢠꢟꢙ ꢜ ꢭ ꢛꢙꢚ ꢞꢠꢙ ꢣꢞꢙ ꢛꢟꢢ ꢫ  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈ ꢉ ꢀꢁ ꢇꢃ ꢄꢅ ꢆ ꢇꢈ  
ꢊ ꢋꢌ ꢍ ꢎ ꢏꢏ ꢋꢐ ꢀꢑ ꢒ ꢐꢓ ꢅ ꢋꢐ ꢀ  
ꢔꢓ ꢕ ꢊ ꢖꢗꢋ ꢁꢘꢒ ꢐ ꢈꢓ ꢁ ꢖ ꢎꢕꢗ ꢎꢕ ꢀ  
SCES337G − MAY 2000 − REVISED DECEMBER 2004  
switching characteristics over recommended operating free-air temperature range,  
V
= 2.5 V 0.2 V (unless otherwise noted) (see Figure 1)  
CC  
T = 25°C  
A
SN54LV07A  
SN74LV07A  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
UNIT  
MIN  
TYP  
MAX  
MIN  
MAX  
MIN  
1
MAX  
13  
6.6  
10.4  
1
13  
t
A
A
A
A
Y
Y
Y
Y
PLH  
C
C
= 15 pF  
= 50 pF  
ns  
L
L
7.5  
10.4  
1
13  
t
1
13  
PHL  
t
11.1  
9.6  
15.2  
15.2  
1
1
18  
18  
1
18  
PLH  
ns  
t
1
18  
PHL  
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
switching characteristics over recommended operating free-air temperature range,  
V
= 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)  
CC  
T = 25°C  
A
SN54LV07A  
SN74LV07A  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
UNIT  
MIN  
TYP  
MAX  
MIN  
MAX  
MIN  
1
MAX  
8.5  
8.5  
12  
5
7.1  
1
8.5  
t
A
A
A
A
Y
Y
Y
Y
PLH  
C
C
= 15 pF  
= 50 pF  
ns  
L
L
5
7.1  
1
8.5  
t
1
PHL  
t
8.2  
6.6  
10.6  
10.6  
1
1
12  
12  
1
PLH  
ns  
t
1
12  
PHL  
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
switching characteristics over recommended operating free-air temperature range,  
V
= 5 V 0.5 V (unless otherwise noted) (see Figure 1)  
CC  
T = 25°C  
A
SN54LV07A  
SN74LV07A  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
UNIT  
MIN  
TYP  
MAX  
MIN  
MAX  
MIN  
1
MAX  
6.5  
3.8  
5.5  
1
6.5  
t
A
A
A
A
Y
Y
Y
Y
PLH  
C
C
= 15 pF  
= 50 pF  
ns  
L
L
3.4  
5.5  
1
6.5  
t
1
6.5  
PHL  
t
5.7  
4.5  
7.5  
7.5  
1
1
8.5  
8.5  
1
8.5  
PLH  
ns  
t
1
8.5  
PHL  
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
noise characteristics, V  
= 3.3 V, C = 50 pF, T = 25°C (see Note 4)  
CC  
L
A
SN74LV07A  
PARAMETER  
UNIT  
MIN  
TYP  
0.4  
MAX  
0.8  
V
V
V
V
V
Quiet output, maximum dynamic V  
Quiet output, minimum dynamic V  
V
V
V
V
V
OL(P)  
OL(V)  
OH(V)  
IH(D)  
IL(D)  
OL  
−0.1  
3.2  
−0.8  
OL  
Quiet output, minimum dynamic V  
High-level dynamic input voltage  
Low-level dynamic input voltage  
OH  
2.31  
0.99  
NOTE 4: Characteristics are for surface-mount packages only.  
operating characteristics, T = 25°C  
A
PARAMETER  
TEST CONDITIONS  
= 50 pF, f = 10 MHz  
L
V
TYP  
2.9  
UNIT  
CC  
3.3 V  
C
Power dissipation capacitance  
C
pF  
pd  
5 V  
5.3  
ꢝ ꢢ ꢜ ꢛ ꢯ ꢣ ꢨꢚ ꢤ ꢜ ꢢ ꢞꢦ ꢝꢢ ꢰ ꢢ ꢪ ꢞꢨ ꢡꢢ ꢣ ꢙꢫ ꢥ ꢚꢤ ꢧꢤ ꢟꢙ ꢢꢧ ꢛꢜ ꢙꢛ ꢟ ꢝꢤ ꢙꢤ ꢤꢣ ꢝ ꢞꢙ ꢚꢢꢧ  
ꢟ ꢚ ꢤ ꢣ ꢯꢢ ꢞꢧ ꢝꢛ ꢜ ꢟ ꢞꢣ ꢙꢛ ꢣꢠ ꢢ ꢙ ꢚꢢ ꢜ ꢢ ꢨꢧ ꢞ ꢝꢠꢟ ꢙꢜ ꢭ ꢛꢙꢚ ꢞꢠꢙ ꢣꢞꢙ ꢛꢟꢢ ꢫ  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢀꢁ ꢇꢃ ꢄꢅ ꢆꢇ ꢈ  
ꢊꢋꢌ ꢍꢎꢏ ꢏ ꢋꢐꢀꢑ ꢒ ꢐꢓ ꢅ ꢋꢐ ꢀ  
ꢔ ꢓꢕ ꢊ ꢖ ꢗꢋꢁ ꢘꢒꢐꢈꢓ ꢁ ꢖ ꢎꢕ ꢗꢎ ꢕꢀ  
SCES337G − MAY 2000 − REVISED DECEMBER 2004  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
V
CC  
R
= 1 kΩ  
50% V  
CC  
50% V  
Input  
L
CC  
0 V  
From Output  
Under Test  
Test  
Point  
t
t
PHL  
PLH  
V  
C
CC  
L
50% V  
CC  
(see Note A)  
Output  
V
OL  
+ 0.3 V  
V
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
LOAD CIRCUIT FOR  
OPEN-DRAIN OUTPUTS  
NOTES: A.  
C
includes probe and jig capacitance.  
L
B. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z = 50 , t 3 ns, t 3 ns.  
O
r
f
C. The outputs are measured one at a time, with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000  
DGV (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
24 PINS SHOWN  
0,23  
0,13  
M
0,07  
0,40  
24  
13  
0,16 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
0°ā8°  
0,75  
1
12  
0,50  
A
Seating Plane  
0,08  
0,15  
0,05  
1,20 MAX  
PINS **  
14  
16  
20  
24  
38  
48  
56  
DIM  
A MAX  
A MIN  
3,70  
3,50  
3,70  
3,50  
5,10  
4,90  
5,10  
4,90  
7,90  
7,70  
9,80  
9,60  
11,40  
11,20  
4073251/E 08/00  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
D. Falls within JEDEC: 24/48 Pins – MO-153  
14/16/20/56 Pins – MO-194  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2004, Texas Instruments Incorporated  

相关型号:

SNJ54LV07AJ

HEX BUFFERS / DRIVERS WITH OPEN - DRAIN OUTPUTS
TI

SNJ54LV07AW

HEX BUFFERS / DRIVERS WITH OPEN - DRAIN OUTPUTS
TI

SNJ54LV08AFK

OCTAL BUS TRANSCELVERS WITH 3-STATE OUTPUTS
TI

SNJ54LV08AJ

OCTAL BUS TRANSCELVERS WITH 3-STATE OUTPUTS
TI

SNJ54LV08AW

OCTAL BUS TRANSCELVERS WITH 3-STATE OUTPUTS
TI

SNJ54LV08FK

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CQCC20, CERAMIC, LCC-20
TI

SNJ54LV10AFK

TRIPLE 3-INPUT POSITIVE-NAND GATE
TI

SNJ54LV10AJ

TRIPLE 3-INPUT POSITIVE-NAND GATE
TI

SNJ54LV10AW

TRIPLE 3-INPUT POSITIVE-NAND GATE
TI

SNJ54LV11AFK

TRIPLE 3-INPUT POSITIVE-AND GATES
TI

SNJ54LV11AJ

TRIPLE 3-INPUT POSITIVE-AND GATES
TI

SNJ54LV11AW

TRIPLE 3-INPUT POSITIVE-AND GATES
TI