TL16PNP200A [TI]
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER; STANDALONE PLUG -AND- PLAY （即插即用）控制器
| 型号： | TL16PNP200A |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER |
| 文件： | 总24页 (文件大小：340K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PnP Card Autoconfiguration Sequence
Compliant
Simple 3-Terminal Interface to Serial
EEPROM 2K/4K ST93C56/66 or Equivalent
for Resource Data Storage and Power-Up
Defaults, As Well As General
Board-Specific Data
Satisfies All Requirements for Qualifying
for the Windows 95 Logo
Supports up to Five Logical Devices
Default Configuration Loading and
Activation Upon Power-up for Non-PnP
Systems
24-Bit Memory Address Decoding and
16-Bit I/O Address Decoding With
Programmable (1, 2, 4, 8, 16, 32, 64)
I/O Block Size
Two Modes of Operation That Satisfy a
Wide Range of Applications
Device Interrupt Mapping to Any of the 11
Interrupt Request (IRQ) Signals on Industry
Standard Architecture (ISA) Bus
Direct Connection to ISA/AT Bus Without
Need for Buffers
5-V Power Supply Operation
Available in 80-pin PQFP
Direct Memory Access (DMA) Support for
Two Logical Devices with Configurable
DMA Channel Connection
Configurable OEN Signals That Can Be
Used to Enabled Logical Device
Transceivers
description
The TL16PNP200A is an Industry Standard Architecture (ISA) plug-and-play (PnP) controller that provides
autoconfiguration capability to ISA cards according to the ISA PnP 1.0a specification. It interfaces to a serial
EEPROM, where card resource requirements and power-up defaults are stored. On power up, the controller
loads the default configuration from the EEPROM making it ready for operation (non-PnP systems) or to be
configured by the PnP configuration process (PnP-capable systems). During configuration mode, the PnP
autoconfiguration process reads the card resource requirements, configures the card by writing to the
TL16PNP200A configuration registers, activates the device, and removes it from the configuration mode.
Thereafter, the TL16PNP200A routes all ISA transactions between the card and the ISA bus. The
TL16PNP200A operates in one of two modes. In mode 0, the device supports two logical devices with memory,
I/O, interrupt, and DMA resources for each device. In mode 1, the device supports five logical devices with I/O
and interrupt resources for all logical devices and DMA resources for two of the five logical devices; there is no
memory support in mode 1. The TL16PNP200A provides interface signals to allow on-board logic access to the
serial EEPROM.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Windows 95 is a trademark of Microsoft Corporation .
Copyright 1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PH PACKAGE
(TOP VIEW)
64 63 62 61 6059 58 57 56 55 54 53 52 51 50 49 48 47 46 45 4443 42 41
PNP_BUSY 65
DMA_ACK1 66
40 AEN
39 IOW
38 IOR
DMA_ACK0
67
68
V
GND
37
CC
SROM_BUSY 69
DMA_RQ1 70
36 D0
35 D1
34 D2
DMA_RQ0
71
INTR1
INTR0 73
D3
V
72
33
32
CC
GND
IOCS0
IOCS1 76
D4
D5
D6
D7
74
75
31
30
29
28
MCS1(IOCS2)
77
MCS0(IOCS3) 78
27 GND
A0
A1
OEN0 79
26
25
BALE(OEN1)
80
1
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 2122 23 24
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
functional block diagram
28–31, 33–36
8
D7–D0
Output
Enable
64
†
MCS1 (IOCS2),
77, 78
SCS
63
62
65
69
†
MCS0 (IOCS3)
SCLK
EEPROM
Controller
(7–9),72, 73
(INTR4–INTR2),
INTR1, INTR0
SIO
PNP_BUSY
SROM_BUSY
70,71
DMA_RQ1,
DMA_RQ0
DMA_ACK1,
DMA_ACK0
66, 67
8
Logical
Device
Decoder
(2), 76–75
(IOCS4),
IOCS1, IOCS0
8
8
8
Card Control
80, 79
60–50
(OEN1), OEN0
Logical Device
Control
IRQ3–IRQ7,
IRQ9–IRQ12,
IRQ14–IRQ15
40
8
Logical Device
Configuration
11–26, 2–9
(3, 4), 47–49
8
(CDRQ4, CDRQ3),
CDRQ2–CDRQ0
(5, 6), 43–45
(CDACK4–CDACK3),
CDACK2–CDACK0
8
Select
Address
Register
11–26, 2–9
†
A23–A16 , A15–A0
8
Read-Data Port
40
80
AEN
Write-Data Port
Address Port
†
BALE
LFSR
Key
38 Decoder
IOR
IOW
39
41
RESET
Enable
†
Designates terminals for mode 0 only.
NOTE A: Terminals in parentheses are for mode 1 operation only.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
Terminal Functions
TERMINAL
I/O
DESCRIPTION
†
NAME
NO.
11-26
9-7
A15-A0
I
I
Address. A15-A0 connects to ISA address bits SA15-SA0.
A16 (INTR2),
A17 (INTR3),
A18 (INTR4)
Address (Interrupt). In mode 0, A16–A18 must be connected to ISA address bits SA16, LA17, and LA18
respectively. In Mode 1, INTR2–INTR4 are interrupt requests from logical devices 2, 3, and 4 respectively.
A19 (CDACK3),
A20 (CDACK4)
6, 5
4, 3
I
Address(DMAacknowledge). Inmode0, A19–A20mustbeconnectedtoISAaddressbitsLA19andLA20.
In mode 1, CDACK3 and CDACK4 are configurable data acknowledge signals and must be connected to
the ISA DACK signals of the selected DMA channels as specified by DMA mapping in the power-up
defaults.
A21 (CDRQ3),
A22 (CDRQ4)
I/O Address (DMA request). In mode 0, A21 and A22 are inputs that must be connected to ISA address bits
LA21 and LA22. In mode 1, CDRQ3 and CDRQ4 are configurable data request outputs and must be
connected to the ISA DRQ signals of the selected DMA channels as specified by DMA mapping in the
power-up defaults.
A23 (IOCS4)
AEN
2
I/O Address (I/O chip select). In mode 0, A23 is an input that must be connected to ISA address bit LA23. In
mode 1, IOCS4 is an I/O chip select output for logical device 4.
40
80
I
ISA address enable. During DMA operation, AEN is an active signal that prevents the controller from
generating an I/O chip select.
BALE (OEN1)
I/O ISA bus address latch enable (output enable). In mode 0, BALE is an ISA input which is used to latch the
upper address. In mode 1, OEN1 is an output enable and can be configured to respond to I/O read
operations to any logical device, which can use it to enable its transceivers.
CDACK0,
CDACK1,
CDACK2
45-43
I
Configurable ISA DMA acknowledge. CDACK0 – CDACK2 must be connected to the ISA DACK signals
of the selected DMA channels as specified by DMA mapping in the power-up defaults.
CDRQ0, CDRQ1, 49-47
CDRQ2
O
I
Configurable ISA DMA data request. CDRQ0–CDRQ2 must be connected to the ISA DRQ signals of the
selected DMA channels as specified by DMA mapping in the power-up defaults.
CLK
42
10- to 22–MHz clock. CLK is an input from the OSC signal on the ISA bus.
D0-D7
36-33, I/O 8-bit ISA data
31-28
DMA_ACK0,
DMA_ACK1
67, 66
O
DMA acknowledge. DMA_ACK0 and DMA_ACK1 are used for DMA acknowledge to logical devices 0 and
1.
DMA_RQ0,
DMA_RQ1
71, 70
I
DMA requests. DMA_RQ0 and DMA_RQ1 are used for DMA requests from logical devices 0 and 1.
GND
1, 27,
37, 61,
74
Ground (0 V). GND terminals must be tied to ground for proper operation.
INTR0, INTR1
IOCS0, IOCS1
73, 72
75, 76
I
Interrupt requests. INTR0 and INTR1 generate interrupt requests from logical devices 0 and 1.
O
I/O chip select outputs to logical devices 0 and 1. The address decoder decodes the full 16-bit I/O address
and generates the I/O chip select signals based on the selected I/O block size.
IOR
38
39
I
I
ISA I/O read.
IOW
ISA I/O write.
IRQ3–IRQ7,
IRQ9–IRQ12,
IRQ14, IRQ15
60-50
O
ISA Interrupt request. These signals must be connected to the corresponding ISA IRQ signals.
MCS0(IOCS3),
MCS1(IOCS2)
78, 77
79
O
O
Memory chip select (I/O chip select). In mode 0, MCS0 and MCS1 are the memory chip select outputs for
logical devices 0 and 1. A 24-bit memory address is decoded to generate the memory chip select signals
based on the selected memory block size. In mode 1, IOCS3 and IOCS2 are the I/O chip select outputs
for logical devices 3 and 2.
OEN0
Output enable. OEN0 can be configured to respond to I/O read operations to any logical device, which can
use it to enable its transceivers.
†
Terminal names in parenthesis indicate the device is in mode 1 operation.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
Terminal Functions
TERMINAL
NAME
I/O
DESCRIPTION
NO.
PNP_BUSY
65
O
Plug-and-play busy. PNP_BUSY signal requests access to the EEPROM and is asserted during PnP
configuration. On-board logic uses this signal to determine when it can access the EEPROM. This signal
can also be used as a soft reset.
RESET
41
I
Reset. When active (high), RESET clears most logical device registers and puts the TL16PNP200A in the
wait-for-key state. All configuration registers are loaded with their power-up defaults, and card select
number (CSN) is reset to 0.
SCLK
63
64
62
69
O
O
Serial clock (3-state output path). SCLK controls the serial bus timing for address and data. A 100 µA
pulldown transistor is connected internally to this terminal.
SCS
EEPROM chip select. SCS controls the activity of the EEPROM. A 100 mA pulldown transistor is connected
internally to this terminal.
SIO
I/O Serial input/output. SIO is a 3-state bidirectional EEPROM I/O data path. A 100 µA pulldown transistor is
connected internally to this terminal .
SROM_BUSY
I
Serial EEPROM busy. SROM_BUSY is asserted by on-board logic during its access to the EEPROM.
5-V supply voltage.
V
CC
10,32,
46,68
detailed description
modes of operation
The TL16PNP200A operates in one of two modes: mode 0 or mode1. The mode is selected by setting the mode
bit in the power-up defaults (see default format section).
Mode 0:
•
•
•
Supports two logical devices
Supports memory, I/O, IRQ, and DMA for each of the two logical devices
Routes device DMA request to three DMA channels that can be connected to any three DMA channels
on the ISA bus
•
Has one configurable OEN signal
Mode 1:
•
•
•
Supports five logical devices
Supports I/O and IRQ for the five logical devices and supports DMA for two logical devices
Routes device DMA requests to five DMA channels that can be connected to any five DMA channels on
the ISA bus
•
Has two configurable OEN signals
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
EEPROM interface
ThisdeviceinterfacestoaSGSThomson2-KbitST93C56, or4-KbitST93C66compatibleEEPROM. Inaddition
to the threeEEPROMsignals(SCS, SCLK, andSIO), thetwointerfacesignals(PNP_BUSYandSROM_BUSY)
are provided to allow optional on-board logic access to the EEPROM. On power-up or reset, the TL16PNP200A
gains access to the EEPROM and asserts the PNP_BUSY output high indicating that the device is in the
configuration mode and is accessing the EEPROM. After the configuration is complete, the device goes to the
wait-for-key state, puts SIO, SCLK, and SCS outputs into a high impedance state (these signals are pulled down
internally), and deasserts the PNP_BUSY signal. On-board logic can assert to the SROM_BUSY signal at any
time to request access to the EEPROM, then SROM_BUSY can start accessing the EEPROM after two clock
cycles when PNP_BUSY is deasserted; otherwise, SROM_BUSY must wait until PNP_BUSY is deasserted.
In a similar manner, the device uses the PNP_BUSY signal to request access to the EEPROM. In that case
on-board logic will stop accessing the EEPROM and deassert SROM_BUSY, after which the device starts
accessing the EEPROM (see Figure 1). If on-board logic does not need to access the EEPROM, SROM_BUSY
must be tied to ground and PNP_BUSY must be left unconnected. All unused inputs must be tied to the inactive
state, and all unused outputs must be left open.
NOTE:
If the TL16PNP200A enters the configuration mode again and leaves the wait-for-key state, the
wake command generates a read transaction from address 0x0E, which is the beginning of the card
resource data.
CLK
PNP_BUSY
SROM_BUSY
(1)
(2)
(3)
(4)
(5)
(6)
The following steps reflect the EEPROM interface:
(1) The device finishes accessing the EEPROM.
(2) On-board logic requests access to the EEPROM (can be any time).
(3) On-board logic starts accessing the EEPROM since PNP_BUSY is low.
(4) The device requests access to the EEPROM.
(5) On-board logic relinquishes the EEPROM.
(6) The device starts accessing the EEPROM.
Figure 1. EEPROM Interface Signals
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
default format
On power up or reset, the TL16PNP200A starts generating read operations to the EEPROM. Each read
transaction consists of read op code, address, and data cycles (see EEPROM section). The data cycle is
comprised of 16-bits. EEPROM addresses 0x00 through 0x0D store the power-up defaults. These defaults
include the PnP configuration register defaults, I/O block size, DMA mapping, and OEN configuration. Table 1
is a description of the format for storing the defaults in the EEPROM.
Table 1. Default Format
ADDRESS
0x00
DESCRIPTION
LD0 memory base address bits 23-8 (Note 1)
LD1 memory base address bits 23-8 (Note 1)
LD0 memory upper address bits 23-8 (Note 1)
LD1 memory upper address bits 23-8 (Note 1)
LD0 I/O base address bits 15-0
0x01
0x02
0x03
0x04
0x05
LD1 I/O base address bits 15-0
0x06
LD2 I/O base address bits 15-0 (Note 2)
LD3 I/O base address bits 15-0 (Note 2)
LD4 I/O base address bits 15-0 (Note 2)
0x07
0x08
0x09
Bits 15-13: LD0 I/O block size, bits 12-10: LD1 I/O block size, bits 9-7: LD2 I/O block size, bits 6-4: LD3 I/O block size, bits
3-1: LD4 I/O block size (Note 3)
0x0A
0x0B
0x0C
Bits 15-12: LD0 IRQ level, bits 11-8: LD1 IRQ level, bits 7-4: LD2 IRQ level, bits 3-0: LD3 IRQ level (Note 4)
Bits 15-12: LD4 IRQ level, bits 11-9 LD0: DMA channel, bits 8-6: LD1 DMA channel (Note 5)
Bit 15: LD0 active, bit 14: LD1 active, bit 13: LD2 active, bit 12: LD3 active, bit 11: LD4 active, bits 10-8: OEN0configuration,
bits 7-5: OEN1 configuration, bit 4: mode (Note 6)
0x0D
Bits 14-12: DMA 4 mapping, bits 11-9: DMA 3 mapping, bits 8-6: DMA 2 mapping, bits 5-3: DMA 1 mapping,
bits 2-0: DMA 0 mapping (Note 7)
NOTES: 1. In mode 1, these fields are ignored.
2. In mode 0, these fields are ignored.
3. Bit 0 is unused, and in mode 0 bits 9-1 are ignored.
4. In mode 0 bits 7-0 are ignored.
5. Bits 5-0 are unused, and in mode 0 bits 15-12 are ignored.
6. Bits 3-0 are unused, and in mode 0 bits 13-11 and bits 7-5 are ignored.
7. Bit 15 is unused, and in mode 0 bits 14-9 are ignored.
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
default format (continued)
The formats for the coded fields are as follows:
Table 2. I/O Block Size
ADDRESS BITS
DECODED
CODE
BLOCK SIZE
000
001
010
011
100
101
110
1 byte
2 bytes
4 bytes
8 bytes
16 bytes
32 bytes
64 bytes
15-0
15-1
15-2
15-3
15-4
15-5
15-6
Table 3. OEN0 Configuration - Mode 0
CODE
000
LOGICAL DEVICE
LD0
001
LD1
010
LD0 or LD1
Table 4. OEN0 and OEN1 Configuration - Mode 1
CODE
000
LOGICAL DEVICE
LD0
LD1
LD2
LD3
LD4
001
010
011
100
The IRQ level field is the IRQ level number (for example 0011 for IRQ3, 0100 for IRQ4, etc.), and the DMA
channel field is the DMA channel number (for example 000 for DMA channel 0, 001 for DMA channel 1, etc.).
The LDn Active bits must be set to 1 when device n is required to be active on power up or after reset, otherwise
it is cleared to 0. The mode bit must be 0 for mode 0 operation and 1 for mode 1 operation.
The DMA mapping fields tell the TL16PNP200A which ISA DMA channels are connected to the device. For
example, in Mode 0 any three ISA DMA channels can be connected to the device. When DMA channels 0, 3,
and 5 are connected to CDRQ0/CDACK0, CDRQ1/CDACK1, and CDRQ2/CDACK2, respectively, then DMA
0 mapping field will be 000, DMA 1 mapping field will be 011, and DMA 2 mapping field will be 101.
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
(See Note 8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6 V
CC
Input voltage range, V : Standard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V
+0.5 V
I
CC
Fail safe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6.5 V
Output voltage range, V : Standard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V +0.5 V
O
CC
Fail safe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6.5 V
Input clamp current, I (V < 0 or V > V ) (see Note 9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
IK
OK
I
I
CC
Output clamp current, I
(V < 0 or V > V ) (see Note 8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
O O CC
Operating free-air temperature range, T
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
A
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 8. This applies for external output and bidirectional buffers. V > V
.
O
CC does not apply to fail-safe terminals.
CC does not apply to fail-safe terminals.
9. This applies for external input and bidirectional buffers. V > V
I
recommended operating conditions
MIN NOM
MAX
UNIT
V
Supply voltage, V
4.75
5
5.25
CC
High-level input voltage, V
2
0
0
V
V
IH
CC
0.8
Low-level input voltage, V
IL
Operating free-air temperature, T
V
70
°C
A
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
†
TYP
PARAMETER
TEST CONDITIONS
= –4 mA (see Note 10)
MIN
MAX
UNIT
I
I
I
I
V
V
–0.8
OH
OH
OL
OL
CC
High-level output voltage
V
V
V
OH
= –12 mA (see Note 11)
= 4 mA (see Note 10)
= 12 mA (see Note 11)
–0.8
CC
0.5
0.5
Low-level output voltage
Input current
V
OL
V
= 5.25 V,
CC
V = 0 to 5.25 V,
V
= 0,
SS
All other pins floating
I
l
±1
µA
I
V
V
= 5.25 V,
V
= 0,
CC
= 0 to 5.25 V,
SS
High-impedance-state output
current
I
±10
µA
OZ
CC
O
Pullup transistors and pulldown transistors are off
V
CC
= 5.25 V,
T
= 25°C,
A
I
Supply current
25
5
mA
All inputs toggle
f = 22 MHz,
No load on outputs
C
Clock input capacitance
Clock frequency
pF
i(CLK)
f
10
22
MHz
CLK
†
All typical values are at V
= 5 V and T = 25°C.
A
CC
NOTES: 10. These parameters apply for all outputs except D7–D0, IRQ and CDRQ outputs.
11. These parameters only apply for D7–D0, IRQ, and CDRQ outputs.
serial EEPROM clock timing requirements over recommended ranges of supply voltage and
operating free-air temperature
ALTERNATE
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
t
t
f
Pulse duration, SCLK high to low (see Note 12)
Pulse duration, SCLK low to high (see Note 12)
SCLK clock frequency (see Note 13)
t
t
250
250
0.3
ns
ns
w(SCLKH)
w(SCLKL)
CLK
CHCL
See Figure 9
CLCH
0.68
MHz
t
Delay time, CS high to SCLK high
t
t
See Figure 9
50
ns
ns
d1
d2
SHCH
t
Delay time, SIO input valid to SCLK high
100
DVCH
See Figures 9 and 10
Propagation delay time, SCLK high to input level
transition
t
t
t
t
t
t
t
t
100
ns
pd1
pd2
pd3
d3
CHDX
CHQV
CLSL
SLQZ
Propagation delay time, SCLK high to output valid
Propagation delay time, SCLK low to CS transition
Delay time, CS low to output Hi-Z
500
2
ns
clock
period
See Figure 10
100
ns
NOTES: 12. The ST93C56 chip select, S, must be brought low for a minimum of 250 ns (t
ST93C56 specification.
between consecutive instruction cycles per the
SLSH)
13. The SCLK signal is attained by dividing the internal CLK signal frequency by 32.
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
system timing requirements and switching characteristics over recommended ranges of supply
voltage and operating free-air temperature
TEST
CONDITIONS
PARAMETER
ALT SYMBOL FIGURE
MIN
2
MAX
UNIT
clock
periods
t
t
Pulse duration, write strobe (IOW)
Pulse duration, read strobe (IOR)
t
t
6
5
w1
WR
clock
periods
3
w2
RD
t
t
t
t
t
t
t
t
t
t
t
t
Pulse duration, reset
t
t
t
t
t
t
t
t
t
t
t
t
1
10
10
10
5
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
w3
su1
su2
su3
h1
RST
Setup time, data (D7-D0) valid before IOW↑
Setup time, address (A23-A0) valid before IOW↑
Setup time, address (A23-A0) valid before BALE↓
Hold time, data (D7-D0) valid after IOW↑
Hold time, address (A15-A0) valid after IOW↑
Delay time, address (A15-A0) valid to IOCSn↓
Delay time, address (A15-A0) invalid to IOCSn↑
Delay time, address (A23-A0) valid to MCSn↓
Delay time, address (A23-A0) invalid to MCSn↑
Delay time, IOR↓ to OENn↓
6
6
6
6
6
5
5
6
6
5
5
DS
AS
BALE
DH
5
h2
AH
18
14
18
14
15
10
d4
IOCSf
IOCSr
MCSf
MCSr
OENf
OENr
d5
d6
d7
d8
Delay time, IOR↑ to OENn↑
d9
After 2-1/2
clock periods
t
Delay time, IOR↓ to data (D7-D0) valid
t
5
25
ns
d10
VD
t
t
t
t
t
t
t
Delay time, IOR↑ to data (D7-D0) floating
Delay time, INTRn↑ to IRQm↑
t
t
t
t
t
t
t
5
7
7
8
8
8
8
20
12
14
9
ns
ns
ns
ns
ns
ns
ns
d11
d12
d13
d14
d15
d16
d17
HZD
IRQr
Delay time, INTRn↓ to IRQm↓
IRQf
Delay time, DMA_RQn↑ to CDRQm↑
Delay time, DMA_RQn↓ to CDRQm↓
Delay time, CDACKm↓ to DMA_ACKn↓
Delay time, CDACKm↑ to DMA_ACKn↑
DRQr
DRQf
DACKf
DACKr
10
16
12
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
APPLICATION INFORMATION
MEMW
MEMR
Logical
Device #1
IOW
IOR
DATA
ADDRESS
(see Note C)
(see Note B)
RESET DRV
MEMW
MEMR
IOW
Logical
Device #0
IOR
DATA
(see Note C)
(see Note B)
ADDRESS
RESET DRV
ISA Bus
BALE
7
8
LA23–LA17
SA16–SA0
D7–D0
17
SROM_BUSY
PNP_BUSY
To Optional
On-Board
Controller
IOR
IOW
RESETDRV
TL16PNP200A
AEN
11
3
IRQ3–15
SCLK
SCS
SIO
C
S
D
DRQ0, 3, 5
3
(see Note A)
(see Note A)
DACK0, 3, 5
Serial
EEPROM
2 kΩ
Q
OSC
CLK
NOTES: A. Any three DMA channels can be used.
B. Number of address lines depends on the programmed I/O and memory block sizes.
C. Number of data lines is logical device dependent.
D. OEN0 can be used with either logical device.
Figure 2. TL16PNP200A Application – Mode 0
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
APPLICATION INFORMATION
Logical
Device #4
Data, Address, Control
Logical
Device #3
Data, Address, Control
Data, Address, Control
Logical
Device #2
Logical
Device #1
Data, Address, Control
Logical
Device #0
Data, Address, Control
16
SA15–SA0
D7–D0
IOR
SROM_BUSY
PNP_BUSY
8
To Optional
On-Board
Controller
IOW
RESETDRV
AEN
TL16PNP200A
IRQ3–7, 9–12, 14–15
11
SCLK
SCS
SIO
C
S
D
DRQ0,1, 3, 5, 6
5
(see Note A)
(see Note A)
5
DACK0, 1, 3, 5, 6
Serial
EEPROM
2 kΩ
Q
NOTES: A. Any five DMA channels can be used.
B. OEN0 and OEN1 can be used with any two logical devices.
Figure 3. Typical Application – Mode 1
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
APPLICATION INFORMATION
on-board EEPROM programming
This section describes a simple approach to programming the resource EEPROM in an expansion board that
uses the TL16PNP200. This approach involves utilizing a readily available standard EEPROM programmer and
a ribbon cable in addition to minor additions to the expansion board.
A connector is needed on the expansion board to provide access to the EEPROM signals as shown in Figure
4. TwojumperwiresareusedtoisolatetheEEPROMduringprogramming. Powertotheboardmustberemoved
beforeprogramming.ToisolatetheV oftheEEPROMfromtheboardV , Jumper2shouldbedisconnected.
CC
CC
ThisdisablesthePnPcontrollerandpreventsitfromdrivingtheEEPROMinputs. Jumper1shouldalsobetaken
offduringprogrammingtoisolatetheDinputandQoutput. ThePnPcontrollerusesasinglepinfortheEEPROM
data input and output.
The ribbon cable plugs into the on-board connector on one end, and the other end has a DIP connector that
plugs into the EEPROM programmer.
Programming the EEPROM is achieved by connecting the unpowered board to the programmer using the
ribbon cable, removing the jumper wires, and then using the software supplied with the programmer. After
programming is complete, the jumper wires are reattached and the board is now ready for testing.
hardware required for programming an expansion board EEPROM
The hardware required for programming an expansion board EEPROM is listed in the following bulleted list and
shown in Figure 4.
EEPROM programmer
Ribbon cable with connectors
On-board connector and two jumper wires
TL16PNP200
EEPROM
V
Jumper 2
C
V
CC
SCLK
SCS
SIO
CC
S
D
Q
DU
ORG
V
SS
R1 Jumper 1
Connector
Figure 4. Programming an Expansion Board EEPROM
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PARAMETER MEASUREMENT INFORMATION
CLK
A15–A0
Valid Address
t
d4
t
d5
IOCSn
t
w2
IOR
t
d8
t
d9
OENm
t
t
d10
d11
Valid Data
D7–D0
Figure 5. Read Cycle and I/O Chip Select Timing
A23–A0
BALE
Valid Address
t
su3
t
d6
t
d7
MCSn
t
t
h2
su2
t
w1
IOW
t
t
h1
su1
Valid Data
D7–D0
Figure 6. Write Cycle and Memory Chip Select Timing
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PARAMETER MEASUREMENT INFORMATION
INTRn
IRQm
t
t
d13
d12
Figure 7. Interrupt Timing
DMA_RQn
t
t
d15
d14
CDRQm
CDACKm
t
t
d17
d16
DMA_ACKn
Figure 8. DMA Signal Timing
16
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PRINCIPLES OF OPERATION
PnP card configuration sequence
The PnP logic is quiescent on power up and must be enabled by software.
1. The initiation key places the PnP logic into configuration mode through a series of predefined writes to
the ADDRESS port (see PnP autoconfiguration ports section).
2. A serial identifier is accessed in bit-sequence to isolate the ISA cards. Seventy-two READ_DATA port
reads are required to isolate each card.
3. Once isolated, a card is assigned a CSN that is later used to select the card. This assignment is
accomplished by programming the CSN register.
4. The PnP software then reads the resource-data structure on each card. When all resource capabilities
and demands are known, a process of resource arbitration is invoked to determine resource allocation
for each card.
5. All PnP cards are then activated and removed from the configuration mode. This activation is
accomplished by programming the ACTIVE register.
PnP autoconfiguration ports
Three 8-bit ports (see Table 5) are used by the software to access the configuration space on each PnP ISA
card. These registers are used by the PnP software to issue commands, check status, access the resource data
information, and configure the PnP hardware.
The ports avoid conflicts in the installed base of ISA functions, while minimizing the number of ports needed
in the ISA I/O space.
Table 5. Autoconfiguration Ports
PORT NAME
ADDRESS
LOCATION
TYPE
0×0279 (printer status port)
Write only
Write only
Read only
WRITE_DATA
READ_DATA
0×0A79 (printer status port + 0×0800)
Relocatable in range 0×0203 to 0×03FF
The PnP registers are accessed by writing the address of the desired register to the ADDRESS port, followed
by a read of data from the READ_DATA port or a write of data to the WRITE_DATA port. Once addressed, the
desired register may be accessed multiple times through the WRITE_DATA or READ_DATA ports.
The ADDRESS port is also the destination of the initiation key writes (see PnP ISA specification).
The address of the READ_DATA port is set by programming the SET RD_DATA PORT register. When a card
cannot be isolated for a given READ_DATA port address, the READ_DATA port address is in conflict. The
READ_DATA port address must then be relocated and the isolation process begun again. The entire range
between0×0203and0×3FFisavailable;however, inpracticeonlyafewaddresslocationsarenecessarybefore
the software determines that PnP cards are not present.
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PRINCIPLES OF OPERATION
PnP registers
PnP card standard registers are divided into three parts: card control, logical device control, and logical device
configuration. There is one of each card control register on each ISA card. Card control registers are used for
global functions that control the entire card. Logical device control registers and logical device configuration
registers are repeated for each logical device. All unimplemented configuration registers are reset to 0 when
read.
PnP card control registers
The PnP card control registers are listed in Table 6. All registers are cleared to 0 on power-up.
Table 6. PnP Card Control Registers
ADDRESS PORT
REGISTER NAME
ACCESSIBILITY
0×00
SET RD_DATA PORT
Write only
Writing to this register modifies the address port used for reading from the PnP ISA card. Writing to this register is only
allowed when the card is in the isolation state.
Bit [7-0]
These bits become I/O port address bits 9-2.
0×01
0×02
SERIAL ISOLATION
Read only
Reading from this register causes a card in the isolation state to compare one bit of the board ID.
CONFIGURATION CONTROL
Write only
This 3-bit register consists of three independent commands, which are activated by writing a 1 to their corresponding
register bits. These bits are automatically reset to 0 by the hardware after the commands execute.
Bit [2]
Bit [1]
Writing a 1 to this bit causes the card to reset its CSN and RD-DATA port to zero.
Writing a 1 to this bit causes the card to enter the wait-for-key state, but the card CSN is
preserved and the logical device is unaffected.
Bit [0]
Writinga 1 to this bit resets thelogicaldevice’sconfigurationregisterstotheirdefaultstate, andtheCSN
is preserved.
0×03
WAKE[CSN]
Write only
Writing to this register, when the write data [7-0] matches the card CSN, causes the card to go from the sleep state either
to the isolation state when the write data for this command is zero, or to the configuration state when the write data is not
zero. The pointer to the SERIAL IDENTIFIER is reset.
0×04
0×05
0×06
0×07
RESOURCE DATA
Read only
Reading from this register reads the next byte of resource information from the EEPROM. The STATUS register must be
polled until its bit 0 is set before this register may be read.
STATUS
Bit [0]
Read only
When set, this one bit register indicates that it is okay to read the next data byte from the
RESOURCE DATA register.
CARD-SELECT NUMBER
Read/write
Writing to this register sets the CSN of a card, which is uniquely assigned to a card after the serial identification process.
This allows each card to be individually selected during a Wake[CSN] command.
LOGICAL DEVICE NUMBER
Read/write
This register specifies which logical device is being configured.
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PRINCIPLES OF OPERATION
PnP logical device control registers
The registers in Table 7 are repeated for each logical device. These registers control device functions, such as
enabling the device onto the ISA bus.
Table 7. PnP Logical Device Control Registers
ADDRESS PORT
REGISTER NAME
ACCESSIBILITY
0×30
ACTIVE
This register controls whether the logical device is active on the bus.
Read/write
Bit [7-1]
Bit [0]
These bits are reserved and must be set to 0.
If set, this bit activates the logical device.
An inactive device does not respond to nor drive any ISA bus signals. Before a logical device is activated, I/O range check
must be disabled.
0×31
I/O RANGE CHECK
Read/write
This register is used to perform a conflict check on the I/O port range programmed for use by the logical device.
Bit [7-2]
Bit [1]
This bit is reserved and must be set to 0.
If bit is set, the I/O range check is enabled. I/O range check is only valid when the logical device is
inactive.
Bit [0]
If bit 0 is set, the logical device responds to I/O and reads to its assigned I/O range with a 0×55.
If bit 0 is clear, the logical device responds with a 0×AA.
PnP logical device configuration registers
The registers in Table 8 program the device ISA bus resource use and are repeated for each logical device.
Registers in the ISA PnP specification that are not implemented in the TL16PNP200A are reset to 0 when read,
except for the unimplemented DMA channel select descriptor 1 (0x75) which returns a 4 when read.
Table 8. PnP Logical Device Configuration Registers
ADDRESS PORT
REGISTER NAME
MEMORY BASE ADDRESS [23-16]
ACCESSIBILITY
0×40
Read/write
This register indicates the selected memory base address of bits 23-16.
MEMORY BASE ADDRESS [15-8]
0×41
0×42
Read/write
This register indicates the selected memory base address of bits 15-8.
MEMORY CONTROL
Read/write
Bit 1 specifies 8 by 16-bit control. When set bit 1 indicates 16-bit memory, and cleared to indicate 8-bit memory.
Bit 0 is read-only. It is internally set to 1 indicating that the next field is the upper limit for the address. TL16PNP200A
supports memory upper limit, not range length.
0×43
0×44
0×60
0×61
MEMORY UPPER LIMIT ADDRESS [23–16]
Read/write
Read/write
Read/write
This register indicates the selected memory upper limit address of bits 23-16.
MEMORY UPPER LIMIT ADDRESS [15-8]
This register indicates the selected memory upper limit address of bits 15-8.
I/O PORT BASE ADDRESS [15-8]
This register indicates bits 15-8 of the base address that are to be used for the selected I/O address range.
I/O PORT BASE ADDRESS [7-0]
Read/write
This register indicates bits 7-0 of the base address that are to be used for the selected I/O address range.
19
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PRINCIPLES OF OPERATION
Table 9. PnP Logical Device Configuration Registers (continued)
ADDRESS PORT
REGISTER NAME
INTERRUPT REQUEST LEVEL SELECT
ACCESSIBILITY
0×70
Read/write
This register indicates the selected interrupt level. Bits [3-0] select which interrupt level is used. The TL16PNP200A
supports all 11 interrupts available on the ISA bus.
0×71
INTERRUPT REQUEST TYPE SELECT
Read/write
This register indicates which type of interrupt is used for the selected IRQ.
Bit[1] : Level,
Bit[0] : Type,
1 = high, 0 = low
1 = level, 0 = edge
Note that at the IRQ outputs of the TL16PNP200A, the interrupt type is the same as the type at the INTR inputs, regardless
of the programmed type.
0×74
DMA CHANNEL SELECT
Read/write
This register indicates the selected DMA channel. Bits 2-0 select which DMA channel is in use: 000 selects DMA
channel 0, 111 select DMA channel 7. DMA channel 4, the cascade channel indicates no DMA channel is active. The
TL16PNP200A supports three DMA channels to select from in Mode 0 and five in Mode 1. The DMA mapping register,
loaded on power-up, tells the device which DMA channels are connected to it (see the defaults description section).
EEPROM
The TL16PNP200A interfaces to the SGS Thomson EEPROM ST93C56/66 or an equivalent. The EEPROM
provides the PnP resource data and power-up defaults.
memory organization
The EEPROM must be organized as 128/255 words multiplied by 16 bits; therefore, its ORG terminal must be
connected to V
or left unconnected. The memory organization for the EEPROM is shown in Table 10.
CC
Table 10. EEPROM Memory Organization
EEPROM
BIT LOCATION
LOCATION
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0
Power-up Defaults
PnP Resource Data
13
14
128/255
EEPROM READ (see Figure 9 and 10)
This device only supports read transactions. The READ op code instruction (number10) must be sent into the
EEPROM. The op code is then followed by an 8-bit-long address for the 16-bit word. The READ op code with
accompanying address directs the EEPROM to output serial data on the EEPROM data terminals D and Q,
which is connected to the TL16PNP200A bidirectional serial data bus (SIO). Specifically, when a READ op code
and address are received, the instruction and address are decoded and the addressed EEPROM data is
transferred into an output shift register in the EEPROM. Each read transaction consists of a start bit, 2-bit op
code (number10), 8-bit address, and 16-bit data. The TL16PNP200A does not accommodate the auto-address
next word feature of the EEPROM.
20
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
PRINCIPLES OF OPERATION
READ op code transfer (see Figure 9)
Initially, the chip select signal, S, of the EEPROM, which connects to the TL16PNP200A EEPROM chip select
(SCS), is raised. The data D and Q of the EEPROM then sample the TL16PNP200A (SIO) line on the following
rising edges of the TL16PNP200A clock SCLK, until a 1 is sampled and decoded by the EEPROM as a start
bit. The SCLK signal of the TL16PNP200A connects to the EEPROM clock C. The READ op code (number10)
is then sampled on the next two rising edges of SCLK. The TL16PNP200A sources the op code at the falling
edges of SCLK.
t
w(SCLKH)
C
(SCLK)
t
w(SCLKL)
t
d1
S
(SCS)
t
pd1
t
d2
D/Q
(SIO)
Start
Start
Op Code Input = 1
Op Code Input = 0
Op Code Input
NOTE A: The corresponding TL16PNP200A terminal names are provided in parentheses. D/Q indicates that D and Q terminals in the EEPROMs
are tied together with a 2-kΩ resistor.
Figure 9. READ Op Code Transfer
READ address and data transfer (see Figure 10)
After receiving the READ op code, the EEPROM samples the READ address on the next eight rising edges of
SCLK. The device sources the address at the falling edge of SCLK. The EEPROM then sends out a dummy
bit 0 on the D/Q line, which is followed by the 16-bit data word with the MSB first. Output data changes are
triggered by the rising edges of SCLK. The data is also read by the TL16PNP200A on the rising edges of SCLK.
C
(SCLK)
t
pd3
S
(SCS)
t
d2
t
t
pd2
pd1
t
d3
D/Q
(SIO)
Address Input
Data Output
NOTE A: The corresponding TL16PNP200A terminal names are provided in parentheses. D/Q indicates that D and Q terminals in the EEPROMs
are tied together with a 2-kΩ resistor.
Figure 10. READ Address and Data Transfer
21
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TL16PNP200A
STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
SLLS274A– APRIL1997 – REVISED MAY 1997
MECHANICAL INFORMATION
PH (R-PQFP-G80)
PLASTIC QUAD FLATPACK
0,45
0,80
M
0,16
0,25
64
41
65
40
14,20 18,00
13,80 17,20
12,00 TYP
80
25
1
24
0,15 NOM
18,40 TYP
20,20
19,80
24,00
23,20
Gage Plane
0,25
0,10 MIN
0°–10°
2,70 TYP
1,10
0,70
Seating Plane
3,10 MAX
0,10
4040011/B 10/94
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
22
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jun-2005
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
TL16PNP200APH
OBSOLETE
QFP
PH
80
TBD
Call TI
Call TI
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS
&
no Sb/Br)
-
please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated
相关型号：
TL16PNP550AFNR
Asynchronous Communications Element (16-Byte Fifos, Auto Flow Control, PnP Controller) 68-PLCC 0 to 70
TI
©2020 ICPDF网 联系我们和版权申明