TLC5620C [TI]
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS; 翻两番8位数字 - 模拟转换器
| 型号： | TLC5620C |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS |
| 文件： | 总14页 (文件大小：217K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
N OR D PACKAGE
(TOP VIEW)
Four 8-Bit Voltage Output DACs
5-V Single-Supply Operation
Serial Interface
GND
REFA
REFB
REFC
REFD
DATA
CLK
V
1
2
3
4
5
6
7
14
13
12
11
10
9
DD
High-Impedance Reference Inputs
Programmable 1 or 2 Times Output Range
Simultaneous Update Facility
Internal Power-On Reset
LDAC
DACA
DACB
DACC
DACD
LOAD
Low-Power Consumption
8
Half-Buffered Output
applications
Programmable Voltage Sources
Digitally Controlled Amplifiers/Attenuators
Mobile Communications
Automatic Test Equipment
Process Monitoring and Control
Signal Synthesis
description
The TLC5620C and TLC5620I are quadruple 8-bit voltage output digital-to-analog converters (DACs) with
buffered reference inputs (high impedance). The DACs produce an output voltage that ranges between either
one or two times the reference voltages and GND, and the DACs are monotonic. The device is simple to use,
running from a single supply of 5 V. A power-on reset function is incorporated to ensure repeatable start-up
conditions.
Digital control of the TLC5620C and TLC5620I are over a simple three-wire serial bus that is CMOS compatible
and easily interfaced to all popular microprocessor and microcontroller devices. The 11-bit command word
comprises eight bits of data, two DAC-select bits, and a range bit, the latter allowing selection between the times
1 or times 2 output range. The DAC registers are double buffered, allowing a complete set of new values to be
written to the device, then all DAC outputs are updated simultaneously through control of LDAC. The digital
inputs feature Schmitt triggers for high noise immunity.
The 14-terminal small-outline (D) package allows digital control of analog functions in space-critical
applications. The TLC5620C is characterized for operation from 0°C to 70°C. The TLC5620I is characterized
for operation from –40°C to 85°C. The TLC5620C and TLC5620I do not require external trimming.
AVAILABLE OPTIONS
PACKAGE
SMALL OUTLINE
(D)
PLASTIC DIP
(N)
T
A
0°C to 70°C
TLC5620CD
TLC5620ID
TLC5620CN
TLC5620IN
–40°C to 85°C
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2001, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
functional block diagram
2
REFA
+
–
DAC
DAC
DAC
DAC
12
11
10
9
+
–
DACA
DACB
DACC
DACD
× 2
× 2
× 2
× 2
8
8
8
8
8
Latch
Latch
Latch
Latch
Latch
Latch
Latch
Latch
3
4
5
REFB
+
–
+
–
8
8
REFC
REFD
+
–
+
–
+
–
+
–
8
7
6
8
CLK
DATA
LOAD
Power-On
Reset
Serial
Interface
13
LDAC
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
CLK
7
I
Serial interface clock. The input digital data is shifted into the serial interface
register on the falling edge of the clock applied to the CLK terminal.
DACA
DACB
DACC
DACD
DATA
12
11
10
9
O
O
O
O
I
DAC A analog output
DAC B analog output
DAC C analog output
DAC D analog output
6
Serial interface digital data input. The digital code for the DAC is clocked into the
serial interface register serially. Each data bit is clocked into the register on the
falling edge of the clock signal.
GND
1
I
I
Ground return and reference terminal
LDAC
13
Load DAC. When the LDAC signal is high, no DAC output updates occur when
the input digital data is read into the serial interface. The DAC outputs are only
updated when LDAC is taken from high to low.
LOAD
8
I
Serial Interface load control. When LDAC is low, the falling edge of the LOAD
signal latches the digital data into the output latch and immediately produces the
analog voltage at the DAC output terminal.
REFA
REFB
REFC
REFD
2
3
I
I
I
I
I
Reference voltage input to DAC A. This voltage defines the output analog range.
Reference voltage input to DAC B. This voltage defines the output analog range.
Reference voltage input to DAC C. This voltage defines the output analog range.
Reference voltage input to DAC D. This voltage defines the output analog range.
Positive supply voltage
4
5
V
DD
14
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
detailed description
The TLC5620 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with
256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected
to the GND terminal and the other end is fed from the output of the reference input buffer. Monotonicity is
maintainedbyuseoftheresistorstrings. Linearitydependsuponthematchingoftheresistorelementsandupon
the performance of the output buffer. Since the inputs are buffered, the DACs always present a high-impedance
load to the reference source.
Each DAC output is buffered by a configurable-gain output amplifier that can be programmed to times 1 or times
2 gain.
On power up, the DACs are reset to CODE 0.
Each output voltage is given by:
CODE
V (DACA|B|C|D)
REF
(1 RNG bit value)
O
256
where CODE is in the range 0 to 255 and the range (RNG) bit is 0 or 1 within the serial control word.
Table 1. Ideal Output Transfer
D7
0
0
•
D6
0
0
•
D5
0
0
•
D4
0
0
•
D3
0
0
•
D2
0
0
•
D1
0
0
•
D0
0
1
•
OUTPUT VOLTAGE
GND
(1/256) × REF (1+RNG)
•
•
•
•
•
•
•
•
•
•
0
1
•
1
0
•
1
0
•
1
0
•
1
0
•
1
0
•
1
0
•
1
0
•
(127/256) × REF (1+RNG)
(128/256) × REF (1+RNG)
•
•
•
•
•
•
•
•
•
•
1
1
1
1
1
1
1
1
(255/256) × REF (1+RNG)
data interface
With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have
been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as
shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low. When
LDAC is high during serial programming, the new value is stored within the device and can be transferred to
the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered most significant bit
(MSB) first. Data transfers using two 8-clock cycle periods are shown in Figures 3 and 4.
CLK
t
su(DATA-CLK)
t
su(LOAD-CLK)
D2 D1
su(CLK-LOAD)
t
v(DATA-CLK)
DATA
LOAD
A1
A0 RNG
D7
D6
D5
D4
D3
D0
t
t
w(LOAD)
DAC Update
Figure 1. LOAD-Controlled Update (LDAC = Low)
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
CLK
t
su(DATA-CLK)
t
v(DATA-CLK)
DATA
LOAD
LDAC
A1
A0 RNG
D7
D6
D5
D4
D3
D2
D1
D0
t
su(LOAD-LDAC)
t
w(LDAC)
DAC Update
Figure 2. LDAC-Controlled Update
CLK Low
CLK
A1
A0
RNG
D7
D6
D5
D4
D3
D2
D1
D0
DATA
LOAD
LDAC
Figure 3. Load-Controlled Update Using 8-Bit Serial Word (LDAC = Low)
CLK Low
CLK
A1
A0
RNG
D7
D6
D5
D4
D3
D2
D1
D0
DATA
LOAD
LDAC
Figure 4. LDAC-Controlled Update Using 8-Bit Serial Word
Table 2 lists the A1 and A0 bits and the selection of the updated DACs. The RNG bit controls the DAC output
range. When RNG = low, the output range is between the applied reference voltage and GND, and when
RNG = high, the range is between twice the applied reference voltage and GND.
Table 2. Serial Input Decode
A1
0
A0
0
DAC UPDATED
DACA
0
1
DACB
1
0
DACC
1
1
DACD
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
linearity, offset, and gain error using single-end supplies
When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With
a positive offset voltage, the output voltage changes on the first code change. With a negative offset the output
voltage may not change with the first code depending on the magnitude of the offset voltage.
The output amplifier attempts to drive the output to a negative voltage. However, because the most negative
supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.
The output voltage then remains at zero until the input code value produces a sufficient positive output voltage
to overcome the negative offset voltage, resulting in the transfer function shown in Figure 5.
Output
Voltage
0 V
DAC Code
Negative
Offset
Figure 5. Effect of Negative Offset (Single Supply)
This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the
dotted line if the output buffer could drive below ground.
For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after
offset and full scale are adjusted out or accounted for in some way. However, single-supply operation does not
allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity
is measured between full-scale code and the lowest code that produces a positive output voltage. The code is
calculated from the maximum specification for the negative offset voltage.
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
equivalent inputs and outputs
INPUT CIRCUIT
OUTPUT CIRCUIT
V
DD
V
DD
_
+
Input from
Decoded DAC
Register String
DAC
Voltage Output
V
Input
ref
× 1
84 kΩ
Output
Range
Select
To DAC
Resistor
String
I
× 2
SINK
60 µA
Typical
84 kΩ
GND
GND
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage (V
– GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
DD
Digital input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND – 0.3 V to V
Reference input voltage range, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND – 0.3 V to V
Operating free-air temperature range, T : TLC5620C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
+ 0.3 V
+ 0.3 V
DD
DD
ID
A
TLC5620I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C
Storage temperature range, T
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
MIN
NOM
MAX
UNIT
V
Supply voltage, V
DD
4.75
5.25
High-level input voltage, V
IH
0.8 V
V
DD
Low-level input voltage, V
0.8
V
IL
Reference voltage, V [A|B|C|D]
V
–1.5
V
ref
Analog full-scale output voltage, R = 10 kΩ
DD
3.5
V
L
Load resistance, R
10
50
kΩ
ns
L
Setup time, data input, t
(see Figures 1 and 2)
su(DATA-CLK)
Valid time, data input valid after CLK↓, t
(see Figures 1 and 2)
50
50
ns
ns
ns
ns
ns
ns
v(DATA-CLK)
Setup time, CLK eleventh falling edge to LOAD, t
(see Figure 1)
su(CLK-LOAD)
(see Figure 1)
Setup time, LOAD↑ to CLK↓, t
50
su(LOAD-CLK)
Pulse duration, LOAD, t
Pulse duration, LDAC, t
(see Figure 1)
(see Figure 2)
250
250
0
w(LOAD)
w(LDAC)
Setup time, LOAD↑ to LDAC↓, t
(see Figure 2)
su(LOAD-LDAC)
CLK frequency
1
70
85
MHz
°C
TLC5620C
TLC5620I
0
Operating free-air temperature, T
A
–40
°C
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
electrical characteristics over recommended operating free-air temperature range, V = 5 V ± 5%,
DD
V
= 2 V, × 1 gain output range (unless otherwise noted)
ref
PARAMETER
High-level input current
Low-level input current
Output sink current
TEST CONDITIONS
MIN
TYP
MAX
±10
±10
UNIT
µA
I
I
I
I
V = V
I DD
IH
V = 0 V
I
µA
IL
20
2
µA
O(sink)
O(source)
Each DAC output
Output source current
mA
Input capacitance
15
15
C
pF
i
Reference input capacitance
Supply current
I
I
V
V
= 5 V
= 5 V,
= 2 V,
= 2 V,
= 2 V,
= 2 V,
= 2 V,
= 2 V,
2
±10
±1
mA
µA
DD
DD
Reference input current
Linearity error (end point corrected)
Differential-linearity error
Zero-scale error
V
= 2 V
ref
DD
ref
E
E
E
V
ref
× 2 gain (see Note 1)
× 2 gain (see Note 2)
× 2 gain (see Note 3)
× 2 gain (see Note 4)
× 2 gain (see Note 5)
× 2 gain (see Note 6)
LSB
LSB
mV
L
V
ref
±0.9
30
D
V
ref
0
ZS
Zero-scale-error temperature coefficient
Full-scale error
V
ref
10
µV/°C
mV
E
FS
V
ref
±60
Full-scale-error temperature coefficient
Power-supply rejection ratio
V
ref
±25
µV/°C
mV/V
PSRR
See Notes 7 and 8
0.5
NOTES: 1. Integral nonlinearity (INL) is the maximum deviation of the output from the line between zero and full scale (excluding the effects
of zero code and full-scale errors).
2. Differentialnonlinearity (DNL) is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes.
Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
3. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
6
4. Zero-scale-error temperature coefficient is given by: ZSETC = [ZSE(T
) – ZSE(T
)]/V × 10 /(T
min ref max
– T
).
min
max
5. Full-scale error is the deviation from the ideal full-scale output (V – 1 LSB) with an output load of 10 kΩ.
ref
6
6. Full-scale-error temperature coefficient is given by: FSETC = [FSE(T
7. Zero-scale-error rejection ratio (ZSE RR) is measured by varying the V
this signal imposed on the zero-code output voltage.
) – FSE (T
)]/V × 10 /(T
min ref max
– T
).
min
max
from 4.5 V to 5.5 V dc and measuring the proportion of
DD
8. Full-scale-error rejection ratio (FSE RR) is measured by varying the V
this signal imposed on the full-scale output voltage.
from 4.5 V to 5.5 V dc and measuring the proportion of
DD
operating characteristics over recommended operating free-air temperature range, V = 5 V ± 5%,
DD
V
= 2 V, × 1 gain output range (unless otherwise noted)
ref
TEST CONDITIONS
MIN
TYP
1
MAX
UNIT
V/µs
µs
Output slew rate
C
= 100 pF,
R
C
= 10 kΩ
L
L
L
Output settling time
To ±0.5 LSB,
= 100 pF,
R
= 10 kΩ, See Note 9
10
L
Large-signal bandwidth
Digital crosstalk
Measured at –3 dB point
100
–50
–60
–60
100
kHz
dB
CLK = 1-MHz square wave measured at DACA-DACD
Reference feedthrough
Channel-to-channel isolation
Reference input bandwidth
See Note 10
See Note 11
See Note 12
dB
dB
kHz
NOTES: 9. Settling time is the time between a LOAD falling edge and the DAC output reaching full scale voltage within +/–0.5 LSB starting from
an initial output voltage equal to zero.
10. Reference feedthrough is measured at any DAC output with an input code = 00 hex with a V input = 1 V dc + 1 V at 10 kHz.
ref pp
11. Channel-to-channel isolation is measured by setting the input code of one DAC to FF hex and the code of all other DACs to 00 hex
with V input = 1 V dc + 1 V at 10 kHz.
ref pp
12. Reference bandwidth is the –3 dB bandwidth with an input at V = 1.25 V dc + 2 V and with a full-scale digital-input code.
ref
pp
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
PARAMETER MEASUREMENT INFORMATION
TLC5620
DACA
DACB
•
•
•
10 kΩ
C
= 100 pF
L
DACD
Figure 6. Slew, Settling Time, and Linearity Measurements
TYPICAL CHARACTERISTICS
NEGATIVE FALL AND SETTLING TIME
POSITIVE RISE AND SETTLING TIME
LDAC
LDAC
3
2
1
3
2
1
V
T
= 5 V
DD
= 25°C
V
= 5 V
DD
= 25°C
A
T
A
Code FF to 00 Hex
Code 00 to FF Hex
Range = ×2
Range = ×2
V
= 2 V
ref
V
ref
= 2 V
0
0
0
2
4
6
8
10 12
14
16
18
0
2
4
6
8
10 12
14
16
18
t – Time – µs
t – Time – µs
Figure 7
Figure 8
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
TYPICAL CHARACTERISTICS
DAC OUTPUT VOLTAGE
vs
DAC OUTPUT VOLTAGE
vs
OUTPUT LOAD
OUTPUT LOAD
4
3.5
3
5
4.8
4.6
4.4
4.2
4
2.5
2
3.8
3.6
1.5
1
V
= 5 V,
= 2.5 V,
DD
V
ref
3.4
3.2
3
V
= 5 V,
= 3.5 V,
DD
Range = 2x
V
ref
0.5
0
Range = 1x
0
10 20 30 40 50 60 70 80 90 100
0
10 20 30 40 50 60 70 80 90 100
R
– Output Load – kΩ
R
– Output Load – kΩ
L
L
Figure 9
Figure 10
OUTPUT SOURCE CURRENT
SUPPLY CURRENT
vs
vs
OUTPUT VOLTAGE
TEMPERATURE
8
7
6
5
4
3
2
1.2
1.15
1.1
V
= 5 V
DD
= 25°C
T
A
V
ref
= 2 V
Range = ×2
Input Code = 255
V
= 5 V
2 V
DD
V
ref
Range = ×2
Input Code = 255
1.05
1
0.95
0.9
0.85
0.8
1
0
–50
0
50
100
0
1
2
3
4
5
t – Temperature – °C
V
O
– Output Voltage – V
Figure 11
Figure 12
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
TYPICAL CHARACTERISTICS
RELATIVE GAIN
vs
RELATIVE GAIN
vs
FREQUENCY
FREQUENCY
10
0
0
–2
–4
–10
–6
–8
–20
–30
–40
–10
–12
–14
–16
V
= 5 V
DD
= 25°C
T
A
V
= 2 Vdc + 0.5 V
ref
Input Code = 255
pp
V
= 5 V
DD
= 25°C
T
A
–50
–60
V
ref
= 1.25 Vdc + 2 V
pp
–18
–20
Input Code = 255
1
10
100
1000
10000
1
10
100
1000
f – Frequency – kHz
f – Frequency – kHz
Figure 13
Figure 14
APPLICATION INFORMATION
_
+
TLC5620
V
O
DACA
DACB
•
•
•
R
DACD
NOTE A: Resistor R
10 kΩ
Figure 15. Output Buffering Scheme
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
MECHANICAL DATA
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
PINS **
0.050 (1,27)
8
14
16
DIM
0.020 (0,51)
0.014 (0,35)
0.010 (0,25)
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
M
A MAX
14
8
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
A MIN
0.244 (6,20)
0.228 (5,80)
0.008 (0,20) NOM
0.157 (4,00)
0.150 (3,81)
Gage Plane
1
7
A
0.010 (0,25)
0°–8°
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.004 (0,10)
0.010 (0,25)
0.004 (0,10)
0.069 (1,75) MAX
4040047/B 10/94
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Four center pins are connected to die mount pad.
E. Falls within JEDEC MS-012
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
MECHANICAL DATA
N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PIN SHOWN
PINS **
14
16
18
20
DIM
0.775
(19,69)
0.775
(19,69)
0.920
(23.37)
0.975
(24,77)
A MAX
A
16
9
0.745
(18,92)
0.745
(18,92)
0.850
(21.59)
0.940
(23,88)
A MIN
0.260 (6,60)
0.240 (6,10)
1
8
0.070 (1,78) MAX
0.020 (0,51) MIN
0.310 (7,87)
0.290 (7,37)
0.035 (0,89) MAX
0.200 (5,08) MAX
Seating Plane
0.125 (3,18) MIN
0.100 (2,54)
0°–15°
0.021 (0,53)
0.015 (0,38)
0.010 (0,25)
M
0.010 (0,25) NOM
14/18 PIN ONLY
4040049/C 08/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001)
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
18-Feb-2005
PACKAGING INFORMATION
Orderable Device
TLC5620CD
TLC5620CDR
TLC5620CN
TLC5620ID
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
SOIC
D
14
14
14
14
14
14
50
2500
25
Pb-Free
(RoHS)
CU NIPDAU Level-2-260C-1YEAR/
Level-1-220C-UNLIM
SOIC
PDIP
SOIC
SOIC
PDIP
D
N
D
D
N
Pb-Free
(RoHS)
CU NIPDAU Level-2-260C-1YEAR/
Level-1-220C-UNLIM
Pb-Free
(RoHS)
CU NIPDAU Level-NA-NA-NA
50
Pb-Free
(RoHS)
CU NIPDAU Level-2-260C-1YEAR/
Level-1-220C-UNLIM
TLC5620IDR
TLC5620IN
2500
25
Pb-Free
(RoHS)
CU NIPDAU Level-2-260C-1YEAR/
Level-1-220C-UNLIM
Pb-Free
(RoHS)
CU NIPDAU Level-NA-NA-NA
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional
product content details.
None: Not yet available Lead (Pb-Free).
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens,
including bromine (Br) or antimony (Sb) above 0.1% of total product weight.
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明