TMS320F243 [TI]
DSP CONTROLLERS; DSP控制器
| 型号： | TMS320F243 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | DSP CONTROLLERS |
| 文件： | 总116页 (文件大小：1481K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
High-Performance Static CMOS Technology
Controller Area Network (CAN) Module
Includes the T320C2xx Core CPU
– Object-Compatible With the TMS320C2xx
– Source-Code-Compatible With
TMS320C25
– Upwardly Compatible With TMS320C5x
– 50-ns Instruction Cycle Time
26 Individually Programmable, Multiplexed
General-Purpose I/O (GPIO) Pins
Six Dedicated GPIO Pins (’F243 only)
Phase-Locked-Loop (PLL)-Based Clock
Module
Watchdog (WD) Timer Module
Commercial and Industrial Temperature
Available
Serial Communications Interface (SCI)
Module
Memory
– 544 Words x 16 Bits of On-Chip
Data/Program Dual-Access RAM
(DARAM)
– 8K Words x 16 Bits of Flash EEPROM
– 224K Words x 16 Bits of Total Memory
Address Reach (’F243 only)
16-Bit Serial Peripheral Interface (SPI)
Module
Five External Interrupts (Power Drive
Protection, Reset, NMI, and Two Maskable
Interrupts)
Three Power-Down Modes for Low-Power
Operation
External Memory Interface (’F243 only)
Event-Manager Module
– Eight Compare/Pulse-Width Modulation
(PWM) Channels
– Two 16-Bit General-Purpose Timers With
Six Modes, Including Continuous Upand
Up/Down Counting
– Three 16-Bit Full Compare Units With
Deadband
Scan-Based Emulation
Development Tools Available:
– Texas Instruments (TI ) ANSI C
Compiler, Assembler/Linker, and
C-Source Debugger
– Full Range of Emulation Products
– Self-Emulation (XDS510 )
– Third-Party Digital Motor Control and
Fuzzy-Logic Development Support
– Three Capture Units (Two With
Quadrature Encoder-Pulse Interface
Capability)
144-Pin QFP PGE Package (’F243)
68-Pin PLCC FN Package (’F241)
64-Pin QFP PG Package (’F241)
Single 10-Bit Analog-to-Digital Converter
(ADC) Module With 8 Multiplexed Input
Channels
description
The TMS320F243 and TMS320F241 devices are members of the ’24x family of digital signal processor (DSP)
controllers based on the TMS320C2xx generation of 16-bit fixed-point DSPs. The ’F243 is a superset of the
’F241. These two devices share similar core and peripherals with some exceptions. For example, the ’F241
does not have an external memory interface. This new family is optimized for digital motor/motion control
applications. The DSP controllers combine the enhanced TMS320 architectural design of the ’C2xx core CPU
for low-cost, high-performance processing capabilities and several advanced peripherals optimized for
motor/motion control applications. These peripherals include the event manager module, which provides
general-purpose timers and PWM registers to generate PWM outputs, and a single,10-bit analog-to-digital
converter (ADC), which can perform conversion within 1 µs.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TI and XDS510 are trademarks of Texas Instruments Incorporated.
Copyright 1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Table of Contents
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Device Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
PGE Package, 144-Pin QFP, ’F243 . . . . . . . . . . . . . . . . 4
FN Package, 68-Pin PLCC, ’F241 . . . . . . . . . . . . . . . . . 5
PG Package, 64-Pin QFP, ’F241 . . . . . . . . . . . . . . . . . . . 6
Terminal Functions - ’F243 PGE Package . . . . . . . . . . . 7
Terminal Functions - ’F241 PG and FN Packages . . . 14
Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . 17
Architectural Overview . . . . . . . . . . . . . . . . . . . . . . . . . . 18
System-Level Functions . . . . . . . . . . . . . . . . . . . . . . . . . 18
Device Memory Maps . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Memory Maps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Peripheral Memory Map . . . . . . . . . . . . . . . . . . . . . . . . 21
Software-Controlled Wait-State Generator . . . . . . . . 22
Digital I/O and Shared Pin Functions . . . . . . . . . . . . . 23
Digital I/O Control Registers . . . . . . . . . . . . . . . . . . . . 26
Device Reset and Interrupts . . . . . . . . . . . . . . . . . . . . 26
Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Functional Block Diagram of the ’24x DSP CPU . . . . 37
’24x Legend for the Internal Hardware . . . . . . . . . . . 38
’F243/’F241 DSP Core CPU . . . . . . . . . . . . . . . . . . . . . 39
Internal Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
External Memory Interface (’F243 only) . . . . . . . . . . 45
Wait-State Generation (’F243 only) . . . . . . . . . . . . . . 46
Event-Manager (EV2) Module . . . . . . . . . . . . . . . . . . 47
Analog-to-Digital Converter (ADC) Module . . . . . . . . 50
A/D Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Serial Peripheral Interface (SPI) Module . . . . . . . . . . 52
Serial Communications Interface (SCI) Module . . . . 54
Controller Area Network (CAN) Module . . . . . . . . . . 56
Watchdog (WD) Timer Module . . . . . . . . . . . . . . . . . . 60
Scan-Based Emulation . . . . . . . . . . . . . . . . . . . . . . . . . . 62
TMS320x24x Instruction Set . . . . . . . . . . . . . . . . . . . . . 62
Addressing Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Repeat Feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . 63
Development Support . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Nomenclature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Documentation Support . . . . . . . . . . . . . . . . . . . . . . . . . 72
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . 73
Recommended Operating Conditions . . . . . . . . . . . . . 73
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 73
Parameter Measurement Information . . . . . . . . . . . . . . 74
Signal Transition Levels . . . . . . . . . . . . . . . . . . . . . . . . 74
Timing Parameter Symbology . . . . . . . . . . . . . . . . . . . 75
General Notes on Timing Parameters . . . . . . . . . . . . 75
Clock Characteristics and Timings . . . . . . . . . . . . . . . . 76
Clock Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Ext Reference Crystal/Clock w/PLL Circuit Enabled 77
Low-Power Mode Timings . . . . . . . . . . . . . . . . . . . . . . 78
RS Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
XF, BIO, and MP/MC Timings . . . . . . . . . . . . . . . . . . . 80
Timing Event Manager Interface . . . . . . . . . . . . . . . . . . 81
PWM Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Capture and QEP Timings . . . . . . . . . . . . . . . . . . . . . . 82
Interrupt Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
General-Purpose Input/Output Timings . . . . . . . . . . . 84
SPI Master Mode Timing Parameters . . . . . . . . . . . . . 85
SPI Slave Mode Timing Parameters . . . . . . . . . . . . . . . 89
External Memory Interface Read Timings . . . . . . . . . . 93
External Memory Interface Write Timings . . . . . . . . . . 95
External Memory Interface Ready-on-Read . . . . . . . . 97
External Memory Interface Ready-on-Write . . . . . . . . 98
10-Bit Dual Analog-to-Digital Converter (ADC) . . . . . . 99
ADC Operating Frequency . . . . . . . . . . . . . . . . . . . . . 99
ADC Input Pin Circuit . . . . . . . . . . . . . . . . . . . . . . . . . 100
Internal ADC Module Timings . . . . . . . . . . . . . . . . . . 101
Flash EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Programming Operation . . . . . . . . . . . . . . . . . . . . . . . 102
Erase Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Flash-Write Operation . . . . . . . . . . . . . . . . . . . . . . . . 102
Register File Compilation . . . . . . . . . . . . . . . . . . . . . . . 103
Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
2
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
device features
Table 1 and Table 2 provide a comparison of the features of the ’F243 and ’F241. See the functional block
diagram for ’24x peripherals and memory.
Table 1. Hardware Features of the TMS320x24x DSP Controllers
ON-CHIP MEMORY (WORDS)
RAM
POWER
SUPPLY
(V)
CYCLE
TIME
(ns)
EXTERNAL
MEMORY
INTERFACE
TMS320x24x
DEVICES
CONFIGURABLE
DATA SPACE
DATA/PROG SPACE
(B1 RAM - 256 WORDS)
(B2 RAM - 32 WORDS)
(B0 RAM)
TMS320F243
TMS320F241
√
288
256
5
50
–
Table 2. Device Specifications of the TMS320x24x DSP Controllers
ON-CHIP MEMORY (WORDS)
PACKAGE
TYPE
PIN COUNT
PERIPHERALS
TMS320x24x
DEVICES
FLASH
EEPROM
ADC
CHANNELS
ROM
PROG
–
GPIO
PROG
CAN
SPI
PGE
144-PQFP
TMS320F243
TMS320F241
8K
8
8
√
√
√
32
26
FN 68-PLCC
PG 64-PQFP
–
8K
√
3
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
†
PGE PACKAGE
(TOP VIEW)
1
108
107
106
105
104
103
102
101
100
99
V
PS
NC
NC
ADCIN04
ADCIN03
NC
ADCIN02
NC
ADCIN01
SSO
2
3
V
IS
DDO
4
5
A0
A1
6
7
PWM1/IOPA6
A2
PWM2/IOPA7
A3
8
9
NC
ADCIN00
10
11
98
PWM3/IOPB0
NC
12
97
DNC
DNC
13
96
PWM4/IOPB1
NC
14
95
A4
V
V
SSO
SSO
SS
DD
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
94
PWM5/IOPB2
A5
A6
PWM6/IOPB3
A7
PDPINT
A8
TCLKIN/IOPB7
A9
TDIR/IOPB6
A10
XINT1/IOPA2
A11
XINT2/ADCSOC/IOPD1
93
V
92
V
TMS320F243
(144-Pin QFP)
91
ENA_144
RS
IOPD2
IOPD3
TCK
IOPD4
TDI
IOPD5
TDO
IOPD6
TMS
IOPD7
TRST
VIS_CLK
90
89
88
87
86
85
84
83
82
81
80
A12
NMI
A13
79
78
77
V
/WDDIS
V
CCP
SS
D0
A14
V
76
75
V
DDO
DDO
A15
V
74
D1
73
V
SSO
SSO
†
NC = No connection, DNC = Do not connect
4
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
†
FN PACKAGE
(TOP VIEW)
9
8
7
6
5
4
3
2
1
68 67 66 65 64 63 62 61
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
CANRX/IOPC7
CANTX/IOPC6
PMT
SPISTE/IOPC5
SPICLK/IOPC4
SPISOMI/IOPC3
SPISIMO/IOPC2
SCIRXD/IOPA1
SCITXD/IOPA0
BIO/IOPC1
CLKOUT/IOPD0
CAP3/IOPA5
CAP2/QEP1/IOPA4
CAP1/QEP0/IOPA3
V
DD
V
SS
TMS320F241
(68-Pin PLCC)
T2CMP/T2PWM/IOPB5
T1CMP/T1PWM/IOPB4
V
V
DD
SS
V
SSA
XF/IOPC0
EMU1
V
CCA
ADCIN07
EMU0
V
XTAL2
REFHI
V
XTAL1/CLKIN
REFLO
ADCIN06
ADCIN05
V
DDO
SSO
V
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
†
NC = No connection, DNC = Do not connect
5
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
†
PG PACKAGE
(TOP VIEW)
51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
V
/WDDIS
NMI
52
53
54
55
56
57
58
59
60
61
62
63
64
32
31
30
29
28
27
26
25
24
23
22
21
20
TRST
TMS
TDO
TDI
TCK
RS
CCP
XINT2/ADCSOC/IOPD1
XINT1/IOPA2
TDIR/IOPB6
TMS320F241
(64-Pin QFP)
TCLKIN/IOPB7
PDPINT
V
DNC
SSO
PWM6/IOPB3
PWM5/IOPB2
PWM4/IOPB1
PWM3/IOPB0
PWM2/IOPA7
PWM1/IOPA6
ADCIN00
ADCIN01
ADCIN02
ADCIN03
ADCIN04
1
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
†
NC = No connection, DNC = Do not connect
6
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F243 PGE Package
144
QFP
NO.
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
ANALOG-TO-DIGITAL CONVERTER (ADC) INPUTS
ADCIN00
ADCIN01
ADCIN02
ADCIN03
ADCIN04
ADCIN05
ADCIN06
ADCIN07
10
8
6
4
I
I
Analog inputs to the ADC
3
144
143
139
Analog supply voltage for ADC (5 V). V
digital supply voltage.
must be isolated from
CCA
V
CCA
137
–
–
V
V
V
135
141
142
–
–
–
–
–
–
Analog ground reference for ADC
SSA
ADC analog high-voltage reference input
ADC analog low-voltage reference input
REFHI
REFLO
EVENT MANAGER
Timer 1 compare output/general-purpose bidirectional digital I/O
(GPIO).
T1PWM/T1CMP/IOPB4
T2PWM/T2CMP/IOPB5
130
128
I/O/Z
I/O/Z
I
I
Timer 2 compare output/GPIO
Counting direction for general-purpose (GP) timer/GPIO. If TDIR=1,
upward counting is selected. If TDIR=0, downward counting is
selected.
TDIR/IOPB6
85
I/O
I
External clock input for GP timer/GPIO. Note that timer can also use
the internal device clock.
TCLKIN/IOPB7
87
I/O
I
CAP1/QEP0/IOPA3
CAP2/QEP1/IOPA4
CAP3/IOPA5
123
121
119
102
100
98
I/O
I
I
I
I
I
I
I
I
I
Capture input #1/quadrature encoder pulse input #0/GPIO
Capture input #2/quadrature encoder pulse input #1/GPIO
Capture input #3/GPIO
I/O
I/O
PWM1/IOPA6
PWM2/IOPA7
PWM3/IOPB0
PWM4/IOPB1
PWM5/IOPB2
PWM6/IOPB3
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
Compare/PWM output pin #1 or GPIO
Compare/PWM output pin #2 or GPIO
Compare/PWM output pin #3 or GPIO
Compare/PWM output pin #4 or GPIO
Compare/PWM output pin #5 or GPIO
Compare/PWM output pin #6 or GPIO
96
94
91
Power drive protection interrupt input. This interrupt, when activated,
puts the PWM output pins in the high-impedance state should motor
drive/power converter abnormalities, such as overvoltage or
overcurrent, etc., arise. PDPINT is a falling-edge-sensitive interrupt.
After the falling edge, this pin must be held low for two clock cycles
for the core to recognize the interrupt.
§
PDPINT
89
I
I
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
¶
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE: Bold, italicized pin names indicate pin function after reset.
7
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F243 PGE Package (Continued)
144
QFP
NO.
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
SERIAL PERIPHERAL INTERFACE (SPI) AND BIT I/O PINS
SPISIMO/IOPC2
60
62
64
66
I/O
I/O
I/O
I/O
I
I
I
I
SPI slave in, master out or GPIO
SPI slave out, master in or GPIO
SPI clock or GPIO
SPISOMI/IOPC3
SPICLK/IOPC4
SPISTE/IOPC5
SPI slave transmit enable (optional) or GPIO
SERIAL COMMUNICATIONS INTERFACE (SCI) AND BIT I/O PINS
SCITXD/IOPA0
SCIRXD/IOPA1
56
58
I/O
I/O
I
I
SCI asynchronous serial port transmit data or GPIO
SCI asynchronous serial port receive data or GPIO
CONTROLLER AREA NETWORK (CAN)
CANTX/IOPC6
CANRX/IOPC7
115
113
I/O
I/O
I
I
CAN transmit data or GPIO
CAN receive data or GPIO
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS
Device reset. RS causes the ’F243/241 to terminate execution and sets
PC = 0. When RS is brought to a high level, execution begins at location
zero of program memory. RS affects (or sets to zero) various registers
and status bits. When the watchdog timer overflows, it initiates a system
resetpulsethatisreflectedontheRSpin. Thispulseiseightclockcycles
wide.
RS
19
I/O
I
Nonmaskableinterrupt. WhenNMIisactivated, thedeviceisinterrupted
regardless of the state of the INTM bit of the status register. NMI is
(falling)edge-andlow-level-sensitive. Toberecognizedbythecore, this
pin must be kept low for at least one clock cycle after the falling edge.
§
NMI
79
83
81
I
I
I
I
External user interrupt 1 or GPIO. Both XINT1 and XINT2 are edge-
sensitive. To be recognized by the core, these pins must be kept
high/low for at least one clock cycle after the edge. The edge polarity is
programmable.
XINT1/IOPA2
I/O
I/O
External user interrupt 2. External “start-of-conversion” input for
ADC/GPIO. Both XINT1 and XINT2 are edge-sensitive. To be
recognizedby the core, these pins must be kept high/low for at least one
clock cycle after the edge. The edge polarity is programmable.
XINT2/ADCSOC/IOPD1
Microprocessor/Microcomputer mode select. If this pin is low during
reset, the device is put in microcomputer mode and program execution
begins at 0000h of internal program memory (flash EEPROM). A high
valueduring reset puts the device in microprocessor mode and program
execution begins at 0000h of external program memory.
MP/MC
READY
43
44
I
I
I
I
READY is pulled low to add wait states for external accesses. READY
indicates that an external device is prepared for a bus transaction to be
completed. If the device is not ready, it pulls the READY pin low. The
processor waits one cycle and checks READY again. Note that the
processor performs READY-detection if at least one software wait state
is programmed. To meet the external READY timings, the wait-state
generator control register (WSGR) should be programmed for at least
one wait state.
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
¶
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE: Bold, italicized pin names indicate pin function after reset.
8
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F243 PGE Package (Continued)
144
QFP
NO.
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS (CONTINUED)
I/O, data, and program space strobe select signals. IS, DS, and PS are always high
IS
DS
PS
105
110
107
unless low-level asserted for access to the relevant external memory space or I/O.
They are placed in the high-impedance state during reset, power down, and when
EMU1/OFF is active low.
O/Z
1
Write enable strobe. The falling edge of WE indicates that the device is driving the
external data bus (D15–D0). WE is active on all external program, data, and I/O
writes. WE goes in the high-impedance state when EMU1/OFF is active low.
WE
RD
112
118
O/Z
O
1
1
Read enable strobe. Read-select indicates an active, external read cycle. RD is
active on all external program, data, and I/O reads. RD goes into the
high-impedance state when EMU1/OFF is active low.
Read/write signal. R/W indicates transfer direction during communication to an
external device. It is normally in read mode (high), unless low level is asserted for
performing a write operation. It is placed in the high-impedance state when
EMU1/OFF is active low and during power down.
R/W
STRB
BR
114
122
O/Z
O/Z
1
1
External memory access strobe. STRB is always high unless asserted low to
indicate an external bus cycle. STRB is active for all off-chip accesses. It is placed
in the high-impedance state during power down, and when EMU1/OFF is active
low.
Bus request, global memory strobe. BR is asserted during access of
external global data memory space. BR can be used to extend the data memory
address space by up to 32K words. BR goes in the high-impedance state during
reset, power down, and when EMU1/OFF is active low.
120
31
O/Z
O
1
0
I
Visibility clock. Same as CLKOUT, but timing is aligned for external buses in
visibility mode.
VIS_CLK
ENA_144
Activehightoenableexternalinterfacesignals. Ifpulledlow, the’F243behaveslike
an ’F241—i.e., it has no external memory and generates an illegal address if any
of the three external spaces are accessed (IS, DS, PS asserted). This pin has an
internal pulldown.
18
I
This pin is active (low) whenever the external databus is driving as an output during
visibility mode. Can be used by external decode logic to prevent data bus
contention while running in visibility mode.
VIS_OE
126
49
O
0
External flag output (latched software-programmable signal). XF is
a
general-purpose output pin. It is set/reset by the SETC XF/CLRC XFinstruction.
This pin is configured as an external flag output by all device resets. It can be used
as a GPIO, if not used as XF.
XF/IOPC0
I/O
O – 1
Branch control input. BIO is polled by the BCND pma,BIOinstruction. If BIO is low,
a branch is executed. If BIO is not used, it should be pulled high. This pin is
configured as a branch control input by all device resets. It can be used as a GPIO,
if not used as a branch control input.
BIO/IOPC1
55
I/O
I
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
§
¶
NOTE: Bold, italicized pin names indicate pin function after reset.
9
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F243 PGE Package (Continued)
144
QFP
NO.
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS (CONTINUED)
PMT
68
77
I
I
Enables parallel module test (PMT). Do not connect, reserved for test.
Flash programming voltage pin and watchdog disable. This is the 5-V supply used
for flash programming. Flash cannot be programmed if this pin is held at 0 V. This
V
CCP
/WDDIS
I
I
pin also works as a hardware watchdog disable, when V
bit 6 in WDCR is set to 1.
/WDDIS = +5 V and
CCP
DEDICATED I/O SIGNALS
Dedicated GPIO – Port D bit 2
Dedicated GPIO – Port D bit 3
Dedicated GPIO – Port D bit 4
Dedicated GPIO – Port D bit 5
Dedicated GPIO – Port D bit 6
Dedicated GPIO – Port D bit 7
IOPD2
IOPD3
IOPD4
IOPD5
IOPD6
IOPD7
20
21
23
25
27
29
I/O
I/O
I/O
I/O
I/O
I/O
I
DATA AND ADDRESS BUS SIGNALS
D0
33
35
38
46
48
50
52
54
57
59
61
63
65
67
69
71
D1
D2
D3
D4
D5
D6
D7
¶
I/O/Z
O
Bit x of the 16-bit Data Bus
D8
D9
D10
D11
D12
D13
D14
D15
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
¶
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE: Bold, italicized pin names indicate pin function after reset.
10
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F243 PGE Package (Continued)
144
QFP
NO.
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
DATA AND ADDRESS BUS SIGNALS (CONTINUED)
A0
104
103
101
99
95
93
92
90
88
86
84
82
80
78
76
74
A1
A2
A3
A4
A5
A6
A7
O
0
Bit x of the 16-bit Address Bus
A8
A9
A10
A11
A12
A13
A14
A15
CLOCK SIGNALS
PLL oscillator input pin. Crystal input to PLL/clock source input to PLL.
XTAL1/CLKIN is tied to one side of a reference crystal.
XTAL1/CLKIN
XTAL2
41
42
I
I
Crystal output. PLL oscillator output pin. XTAL2 is tied to one side of a reference
crystal. This pin goes in the high-impedance state when EMU1/OFF is active low.
O
O
Clock output. This pin outputs either the CPU clock (CLKOUT) or the watchdog
clock (WDCLK). The selection is made by the CLKSRC bit
(bit 14) of the System Control and Status Register (SCSR). This pin can be used
as a GPIO if not used as a clock output pin.
CLKOUT/IOPD0
116
I/O
O
TEST SIGNALS
TCK
TDI
22
24
I
I
I
I
JTAG test clock with internal pullup
JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected
register (instruction or data) on a rising edge of TCK.
JTAG scan out, test data output (TDO). The contents of the selected register
(instruction or data) is shifted out of TDO on the falling edge of TCK.
TDO
TMS
26
28
I/O
I
I
I
JTAG test-mode select (TMS) with internal pullup. This serial control input is
clocked into the TAP controller on the rising edge of TCK.
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
¶
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE: Bold, italicized pin names indicate pin function after reset.
11
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F243 PGE Package (Continued)
144
QFP
NO.
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
TEST SIGNALS (CONTINUED)
JTAG test reset with internal pulldown. TRST, when driven high, gives
the scan system control of the operations of the device. If this signal is
not connected or driven low, the device operates in its functional mode,
and the test reset signals are ignored.
TRST
30
I
I
Emulator I/O pin 0 with internal pullup. When TRST is driven high, this
pin is used as an interrupt to or from the emulator system and is defined
as input/output through the JTAG scan.
EMU0
45
47
I/O
I/O
I
I
Emulator I/O pin 1 with internal pullup. When TRST is driven high, this
pin is used as an interrupt to or from the emulator system and is defined
as input/output through JTAG scan.
EMU1/OFF
SUPPLY SIGNALS
14
15
36
37
40
70
V
SSO
73
–
–
Digital logic and buffer ground reference
108
111
117
124
129
131
34
39
72
V
DDO
–
–
Digital logic and buffer supply voltage
75
106
109
17
V
V
53
–
–
–
–
Digital logic supply voltage
DD
125
16
32
Digital logic ground reference
SS
51
127
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
¶
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE: Bold, italicized pin names indicate pin function after reset.
12
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F243 PGE Package (Continued)
144
QFP
NO.
RESET
†
NAME
DESCRIPTION
TYPE
‡
STATE
NO CONNECTS
– Do not connect. Reserved for test.
12
97
1
DNC
–
2
5
7
9
11
NC
13
132
133
134
136
138
140
–
–
No internal connection made to this pin
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
¶
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE: Bold, italicized pin names indicate pin function after reset.
13
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F241 PG and FN Packages
64
QFP
68
PLCC
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
NO.
NO.
INTERFACE CONTROL SIGNALS
Flash programming voltage supply pin. This is the 5-V supply used for
flash programming. Flash cannot be programmed if this pin is held at 0 V.
Thispinalsoworksasahardwarewatchdogdisable,whenV /WDDIS
V /WDDIS
CCP
52
63
I
I
CCP
= +5 V and bit 6 in WDCR is set to 1. Note that on ROM devices, only the
WDDIS function is valid.
ANALOG-TO-DIGITAL CONVERTER (ADC) INPUTS
ADCIN00
ADCIN01
ADCIN02
ADCIN03
ADCIN04
ADCIN05
ADCIN06
ADCIN07
24
23
22
21
20
19
18
15
32
31
30
29
28
26
25
22
I
I
Analog inputs to the ADC
Analog supply voltage for ADC (5 V). V
supply voltage.
must be isolated from digital
CCA
V
CCA
14
21
–
–
V
V
V
13
16
17
20
23
24
–
–
–
–
–
–
Analog ground reference for ADC
SSA
ADC analog high-voltage reference input
ADC analog low-voltage reference input
REFHI
REFLO
EVENT MANAGER
T1CMP/T1PWM/IOPB4
T2CMP/T2PWM/IOPB5
12
11
19
18
I/O/Z
I/O/Z
Timer 1 compare output/general-purpose bidirectional digital I/O (GPIO).
Timer 2 compare output/GPIO
Counting direction for GP timer/GPIO. If TDIR=1, upward counting is
selected. If TDIR=0, downward counting is selected.
TDIR/IOPB6
56
57
67
68
I/O
I/O
External clock input for GP timer/GPIO. Note that timer can also use the
internal device clock.
TCLKIN/IOPB7
CAP1/QEP0/IOPA3
CAP2/QEP1/IOPA4
CAP3/IOPA5
8
15
14
13
7
I/O
Capture input #1/quadrature encoder pulse input #0/GPIO
Capture input #2/quadrature encoder pulse input #1/GPIO
Capture input #3/GPIO
7
I/O
I
6
I/O
PWM1/IOPA6
PWM2/IOPA7
PWM3/IOPB0
PWM4/IOPB1
PWM5/IOPB2
PWM6/IOPB3
64
63
62
61
60
59
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
Compare/PWM output pin #1 or GPIO
Compare/PWM output pin #2 or GPIO
Compare/PWM output pin #3 or GPIO
Compare/PWM output pin #4 or GPIO
Compare/PWM output pin #5 or GPIO
Compare/PWM output pin #6 or GPIO
6
5
4
3
2
Powerdriveprotectioninterruptinput. Thisinterrupt, whenactivated, puts
the PWM output pins in the high-impedance state, should motor
drive/powerconverter abnormalities, such as overvoltage or overcurrent,
etc., arise. PDPINT is a falling-edge-sensitive interrupt. After the falling
edge, this pin must be held low for two clock cycles for the core to
recognize the interrupt.
§
PDPINT
58
1
I
I
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
NOTE: Bold, italicized pin names indicate pin function after reset.
14
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F241 PG and FN Packages (Continued)
64
QFP
68
PLCC
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
NO.
NO.
SERIAL PERIPHERAL INTERFACE (SPI) AND BIT I/O PINS
SPISIMO/IOPC2
SPISOMI/IOPC3
SPICLK/IOPC4
SPISTE/IOPC5
45
46
47
48
56
57
58
59
I/O
I/O
I/O
I/O
SPI slave in, master out or GPIO
SPI slave out, master in or GPIO
SPI clock or GPIO
I
SPI slave transmit enable (optional) or GPIO
SERIAL COMMUNICATIONS INTERFACE (SCI) AND BIT I/O PINS
SCITXD/IOPA0
SCIRXD/IOPA1
43
44
54
55
I/O
I/O
SCI asynchronous serial port transmit data or GPIO
SCI asynchronous serial port receive data or GPIO
I
CONTROLLER AREA NETWORK (CAN)
CANTX/IOPC6
CANRX/IOPC7
4
3
11
10
I/O
I/O
CAN transmit data or GPIO
CAN receive data or GPIO
I
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS
Device reset. RS causes the ’F243/241 to terminate execution and sets
PC = 0. When RS is brought to a high level, execution begins at location
zero of program memory. RS affects (or sets to zero) various registers
and status bits. When the watchdog timer overflows, it initiates a system
reset pulse that is reflected on the RS pin. This pulse is eight clock cycles
wide.
RS
27
35
I/O
I
Nonmaskable interrupt. When NMI is activated, the device is interrupted
regardless of the state of the INTM bit of the status register. NMI is
(falling) edge- and low-level-sensitive. To be recognized by the core, this
pin must be kept low for at least one clock cycle after the falling edge.
§
NMI
53
55
54
39
64
66
65
50
I
I
External user interrupt 1 or GPIO. Both XINT1 and XINT2 are edge-
sensitive. To be recognized by the core, these pins must be kept low/high
for at least one clock cycle after the edge. The edge polarity is
programmable.
XINT1/IOPA2
I/O
I/O
I/O
I
I
External user interrupt 2. External “start-of-conversion” input for
ADC/GPIO. Both XINT1 and XINT2 are edge-sensitive. To be
recognized by the core, these pins must be kept low/high for at least one
clock cycle after the edge. The edge polarity is programmable.
XINT2/ADCSOC/IOPD1
XF/IOPC0
External flag output (latched software-programmable signal). XF is a
general-purpose output pin. It is set/reset by the SETC XF/CLRC XF
instruction. This pin is configured as an external flag output by all device
resets. It can be used as a GPIO, if not used as XF.
O – 1
Branch control input. BIO is polled by the BCND pma,BIOinstruction. If
BIO is low, a branch is executed. If BIO is not used, it should be pulled
high. This pin is configured as a branch control input by all device resets.
It can be used as a GPIO, if not used as a branch control input.
BIO/IOPC1
42
49
53
60
I/O
I
I
I
PMT
Enables parallel module test (PMT). Do not connect, reserved for test.
CLOCK SIGNALS
PLL oscillator input pin. Crystal input to PLL/clock source input to PLL.
XTAL1/CLKIN is tied to one side of a reference crystal.
XTAL1/CLKIN
XTAL2
35
36
46
47
I
I
Crystal output. PLL oscillator output pin. XTAL2 is tied to one side of a
reference crystal. This pin goes in the high-impedance state when
EMU1/OFF is active low.
O
O
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
NOTE: Bold, italicized pin names indicate pin function after reset.
15
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
Terminal Functions - ’F241 PG and FN Packages (Continued)
64
QFP
68
PLCC
RESET
STATE
†
NAME
DESCRIPTION
TYPE
‡
NO.
NO.
CLOCK SIGNALS (CONTINUED)
Clock output. This pin outputs either the CPU clock (CLKOUT) or the
watchdog clock (WDCLK). The selection is made by the CLKSRC bit (bit 14)
of the System Status and Control Register (SSCR). This pin can be used as
a GPIO if not used as a clock output pin.
CLKOUT/IOPD0
5
12
I/O
O
TEST SIGNALS
TCK
TDI
28
29
36
37
I
I
I
I
JTAG test clock with internal pullup
JTAGtestdatainput(TDI)withinternalpullup.TDIisclockedintotheselected
register (instruction or data) on a rising edge of TCK.
JTAG scan out, test data output (TDO). The contents of the selected register
(instruction or data) is shifted out of TDO on the falling edge of TCK.
TDO
TMS
30
31
38
39
O
I
I
I
JTAG test-mode select (TMS) with internal pullup. This serial control input is
clocked into the TAP controller on the rising edge of TCK.
JTAG test reset with internal pulldown. TRST, when driven high, gives the
scan system control of the operations of the device. If this signal is not
connected or driven low, the device operates in its functional mode, and the
test reset signals are ignored.
TRST
32
40
I
I
Emulator I/O pin 0 with internal pullup. When TRST is driven high, this pin is
used as an interrupt to or from the emulator system and is defined as
input/output through the JTAG scan.
EMU0
EMU1
37
38
48
49
I/O
I/O
I
I
Emulator I/O pin 1 with internal pullup. When TRST is driven high, this pin is
used as an interrupt to or from the emulator system and is defined as
input/output through JTAG scan.
SUPPLY SIGNALS
9
41
–
16
52
42
8
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
V
V
Digital logic supply voltage (5 V)
DD
1
Digital logic and buffer supply voltage (5 V)
Digital logic ground reference
DDO
34
51
–
45
62
41
17
51
43
9
V
SS
10
40
–
2
V
SSO
26
33
50
34
44
61
Digital logic and buffer ground reference
NO CONNECT
NC
–
27
33
No internal connection made to this pin
Do not connect. Reserved for test.
DNC
25
–
–
†
‡
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§
In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
NOTE: Bold, italicized pin names indicate pin function after reset.
16
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
functional block diagram of the ’24x DSP controller
Data Bus
Flash
EEPROM
DARAM
B0
DARAM
B1/B2
Program Bus
7
Test/
Emulation
†
Memory
Control
’C2xx
CPU
Instruction
Register
Interrupts
Program
Controller
Event
Manager
Initialization
Input
Shifter
ARAU
Multiplier
Status/
Control
Registers
General-
Purpose
Timers
2
8
ALU
TREG
PREG
Auxiliary
Registers
Accumulator
Compare
Units
Memory
Mapped
Registers
Output
Shifter
Product
Shifter
Capture/
Quadrature
Encoder
3
Pulse (QEP)
PDPINT
Clock
16
16
Module
2
Peripheral Bus
Single 10-Bit
Analog-
to-Digital
Serial-
Peripheral
Interface
Serial-
Communications
Interface
General-
Purpose
I/O Pins
Watchdog
Timer
Interrupts
Resets
CAN Module
2
Converter
‡
4
32
8
4
2
†
‡
’F243 only
26 in ’F241
17
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
architectural overview
The functional block diagram provides a high-level description of each component in the ’F243/’F241 DSP
controllers. The TMS320x24x devices are composed of three main functional units: a ’C2xx DSP core, internal
memory, and peripherals. In addition to these three functional units, there are several system-level features of
the ’F243/’F241 that are distributed. These system features include the memory map, device reset, interrupts,
digital input/output (I/O), clock generation, and low-power operation.
system-level functions
device memory maps
The ’F243/’F241 devices implement three separate address spaces for program memory, data memory, and
I/O space. On the ’F243/’F241, the first 96 (0–5Fh) data memory locations are either allocated for
memory-mapped registers or reserved. This memory-mapped register space contains various control and
status registers, including those for the CPU.
All the on-chip peripherals of the ’F243/’F241 devices are mapped into data memory space. Access to these
registers is made by the CPU instructions addressing their data memory locations. Figure 1 shows the ’F243
memory map and Figure 2 shows the ’F241 memory map.
18
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
memory maps
Program
Data
I/O
Hex
Hex
Hex
0000
0000
0000
Memory-Mapped
Registers/Reserved
Addresses
Interrupts
002F
0030
005F
0060
On-Chip
Unused
DARAM B2
1FFF
2000
007F
0080
Reserved/
Illegal
01FF
0200
On-Chip DARAM
‡
(B0) (CNF = 0)
Reserved (CNF = 1)
02FF
0300
On-Chip
§
DARAM (B1)
External
03FF
0400
Reserved/
Illegal
External
6FFF
7000
Peripheral Memory-
Mapped Registers
(System,WD, ADC,
SCI, SPI, CAN, I/O,
Interrupts)
73FF
7400
Peripheral
Memory-Mapped
Registers
(Event Manager)
743F
7440
FEFF
FF00
Illegal
Reserved/
Illegal
FF0E
7FFF
8000
Flash Control
Mode Register
FF0F
FDFF
FE00
†
Reserved
(CNF = 1)
FF10
External
Reserved
External (CNF = 0)
FFFE
FFFF
FEFF
FF00
Wait-State Generator
Control Register
(On-Chip)
On-Chip DARAM
(B0) (CNF = 1)
External (CNF = 0)
†
FFFF
FFFF
On-Chip FLASH memory, (8K) – if MP/MC = 0
External Program Memory – if MP/MC = 1
†
When CNF = 1, addresses FE00h–FEFFh and FF00h–FFFFh are mapped to the same physical block (B0) in program-memory space. For
example, a write to FE00h will have the same effect as a write to FF00h. For simplicity, addresses FE00h–FEFFh are referred to as reserved
when CNF = 1.
‡
§
When CNF = 0, addresses 0100h–01FFh and 0200h–02FFh are mapped to the same physical block (B0) in data-memory space. For example,
a write to 0100h will have the same effect as a write to 0200h. For simplicity, addresses 0100h–01FFh are referred to as reserved.
Addresses 0300h–03FFh and 0400h–04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h
has the same effect as a write to 0300h. For simplicity, addresses 0400h–04FFh are referred to as reserved.
Figure 1. TMS320F243 Memory Map
19
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
memory maps (continued)
Data
I/O
Program
Hex
0000
Hex
0000
Hex
0000
Memory-Mapped
Registers/Reserved
Addresses
Interrupts
002F
0030
005F
0060
On-Chip
DARAM B2
Unused
007F
0080
1FFF
2000
Reserved/
Illegal
01FF
0200
On-Chip DARAM
‡
(B0) (CNF = 0)
Reserved (CNF = 1)
02FF
0300
On-Chip
§
DARAM (B1)
03FF
0400
Reserved
Reserved/
Illegal
6FFF
7000
Reserved
Peripheral Memory-
Mapped Registers
(System,WD, ADC,
SCI, SPI, CAN, I/O,
Interrupts)
73FF
7400
Peripheral
Memory-Mapped
Registers
(Event Manager)
743F
7440
Illegal
7FFF
8000
FF0E
FF0F
FF10
Flash Control
Mode Register
FDFF
FE00
†
Reserved
Reserved
(CNF = 1)
External (CNF = 0)
FEFF
FF00
Reserved
On-Chip DARAM
†
B0 (CNF = 1)
External (CNF = 0)
FFFF
FFFF
FFFF
On-Chip FLASH memory, (8K) – if MP/MC = 0
External Program Memory – if MP/MC = 1
†
When CNF = 1, addresses FE00h–FEFFh and FF00h–FFFFh are mapped to the same physical block (B0) in program-memory space. For
example, a write to FE00h will have the same effect as a write to FF00h. For simplicity, addresses FE00h–FEFFh are referred to as reserved
when CNF = 1.
‡
§
When CNF = 0, addresses 0100h–01FFh and 0200h–02FFh are mapped to the same physical block (B0) in data-memory space. For example,
a write to 0100h will have the same effect as a write to 0200h. For simplicity, addresses 0100h–01FFh are referred to as reserved.
Addresses 0300h–03FFh and 0400h–04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h
has the same effect as a write to 0300h. For simplicity, addresses 0400h–04FFh are referred to as reserved.
NOTE A: There is no external memory space for program, data, or I/O in the ’F241.
Figure 2. TMS320F241 Memory Map
20
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
peripheral memory map
The system and peripheral control register frame contains all the data, status, and control bits to operate the
system and peripheral modules on the device (excluding the event manager). The register frame is mapped
in the data memory space.
Hex
0000
0003
0004
Reserved
Interrupt-Mask Register
Global-Memory Allocation
Register
Hex
0005
0000
Memory-Mapped Registers
and Reserved
Interrupt Flag Register
0006
0007
005F
0060
007F
0080
Emulation Registers
and Reserved
On-Chip DARAM B2
005F
Reserved
Illegal
7000–700F
7010–701F
01FF
0200
System Configuration and
Control Registers
On-Chip DARAM B0
On-Chip DARAM B1
Watchdog Timer Registers
7020–702F
7030–703F
02FF
0300
ADC Control Registers
03FF
0400
SPI
7040–704F
7050–705F
7060–706F
SCI
Reserved
Illegal
External-Interrupt Registers
Illegal
07FF
0800
7070–707F
7080–708F
Illegal
Peripheral Frame 1 (PF1)
Peripheral Frame 2 (PF2)
Reserved
6FFF
7000
Digital-I/O Control Registers
Illegal
7090–709F
70A0–70FF
73FF
7400
743F
7440
77FF
7800
CAN Control Registers
Illegal
7100–722F
7230–73FF
Illegal
7FFF
8000
General-Purpose
Timer Registers
7400–7408
†
External
Compare, PWM, and
Deadband Registers
7411–7419
7420–7429
FFFF
Capture & QEP Registers
Interrupt Mask, Vector and
Flag Registers
742C–7431
7432–743F
Reserved
†
Reserved in the ’F241
Figure 3. Peripheral Memory Map for ’F243/’F241
21
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
software-controlled wait-state generator
Due to the fast cycle time of the ’F243 devices, it is often necessary to operate with wait states to interface with
external logic or memory. For many systems, one wait state is adequate.
The software wait-state generator can be programmed to generate between 0 and 7 wait states for a given
space. Software wait states are configured through the wait-state generator register (WSGR). The WSGR
includesthree3-bitfieldstoconfigurewaitstatesforthefollowingexternalmemoryspaces:dataspace(DSWS),
program space (PSWS), and I/O space (ISWS). The wait-state generator enables wait states for a given
memory space based on the value of the corresponding three bits, regardless of the condition of the READY
signal. The READY signal can be used to generate additional wait states. All bits of the WSGR are set to 1 at
reset so that the device can operate from slow memory at reset. The WSGR register (shown in Table 3, Table 4
and Table 5) resides at I/O location FFFFh. This register should not be accessed in the ’F241.
Table 3. Wait-State Generator Control Register (WSGR)
15
12
11
10
9
8
6
5
3
2
0
Reserved
0
BVIS
R/W–11
ISWS
DSWS
PSWS
R/W–111
R/W–111
R/W–111
LEGEND:
0 = Always read as zeros, R = Read Access, W= Write Access, – n = Value after reset
Table 4. Wait-State(s) Programming
PSWS, DSWS, ISWS BITS
WAIT STATES FOR PROGRAM, DATA, OR I/O
000
001
010
011
100
101
110
111
0
1
2
3
4
5
6
7
Table 5. Wait-State Generator Control Register (WSGR)
BITS
NAME
DESCRIPTION
External program space wait states. PSWS determines that between 0 to 7 wait states are applied to all reads
and writes to off-chip program space address. The memory cycle can be further extended by using the READY
signal. The READY signal does not override the wait states generated by PSWS. These bits are set to 1 (active)
by reset (RS).
2–0
PSWS
External data space wait states. DSWS determines that between 0 to 7 wait states are applied to all reads and
writes tooff-chipdataspace. ThememorycyclecanbefurtherextendedbyusingtheREADYsignal. TheREADY
signal does not override the wait states generated by DSWS. These bits are set to 1 (active) by reset (RS).
5–3
8–6
DSWS
ISWS
External input /output space wait state. ISWS determines that between 0 to 7 wait states are applied to all reads
and writes to off-chip I/O space. The memory cycle can be further extended by using the READY signal. The
READY signal does not override the wait states generated by ISWS. These bits are set to 1 (active) by reset (RS).
Bus visibility modes. Bits 10 and 9 allow selection of various bus visibility modes while running from internal
program and/or data memory. These modes provide a method of tracing internal bus activity. These bits are set
to 11b by reset (RS), causing internal program address and program data to be output on the external address
and data pins. See Table 6.
10–9
BVIS
–
15–11
Reserved
22
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
software-controlled wait-state generator (continued)
Table 6. Visibility Modes
BIT 10
BIT 9
VISIBILITY MODE
0
0
0
1
Bus visibility OFF (reduces power consumption and noise)
Bus visibility OFF (reduces power consumption and noise)
Data-address bus output to external address bus.
Data-data bus output to external data bus.
1
1
0
1
Program-address bus output to external address bus.
Program-data bus output to external data bus.
digital I/O and shared pin functions
The ’F243 has a total of 32 general-purpose, bidirectional, digital I/O (GPIO) pins that function as follows: six
pins are dedicated I/O pins (see Table 7) and 26 pins are shared between primary functions and I/O. The ’F241
has 26 I/O pins; all are shared with other functions. The digital I/O ports module provides a flexible method for
controlling both dedicated I/O and shared pin functions. All I/O and shared pin functions are controlled using
eight 16-bit registers. These registers are divided into two types:
Output Control Registers — used to control the multiplexer selection that chooses between the primary
function of a pin or the general-purpose I/O function.
Data and Control Registers — used to control the data and data direction of bidirectional I/O pins.
Table 7. Dedicated I/O Pins (’F243 Only)
’F243 PIN NUMBER
PIN NAME
IOPD2
IOPD3
IOPD4
IOPD5
IOPD6
IOPD7
20
21
23
25
27
29
description of shared I/O pins
The control structure for shared I/O pins is shown in Figure 4, where each pin has three bits that define its
operation:
Mux control bit — this bit selects between the primary function (1) and I/O function (0) of the pin.
I/O direction bit — if the I/O function is selected for the pin (mux control bit is set to 0), this bit determines
whether the pin is an input (0) or an output (1).
I/O data bit — if the I/O function is selected for the pin (mux control bit is set to 0) and the direction selected
is an input, data is read from this bit; if the direction selected is an output, data is written to this bit.
The mux control bit, I/O direction bit, and I/O data bit are in the I/O control registers.
23
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
description of shared I/O pins (continued)
IOP Data Bit
(Read/Write)
Primary
Function
In
Out
IOP DIR Bit
0 = Input
1 = Output
Note: When the MUX control bit = 1, the primary
function is selected in all cases except
for the following pins:
1. XF/IOPC0 (0 = Primary Function)
2. BIO/IOPC1 (0 = Primary Function)
3. CLKOUT/IOPD0 (0 = Primary Function)
MUX Control Bit
0 = I/O Function
0
1
1 = Primary Function
Primary
Function
or I/O Pin
Pin
Figure 4. Shared Pin Configuration
A summary of shared pin configurations and associated bits is shown in Table 8.
24
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
description of shared I/O pins (continued)
Table 8. Shared Pin Configurations
†
PIN #
68
PIN FUNCTION SELECTED
I/O PORT DATA AND DIRECTION
MUX CONTROL
REGISTER
(name.bit #)
144
64
QFP
‡
§
(OCRx.n = 1)
(OCRx.n = 0)
REGISTER
DATA BIT #
DIR BIT #
PQFP PLCC
’F243
56
’F241
54
55
66
15
14
13
7
43
44
55
8
OCRA.0
OCRA.1
OCRA.2
OCRA.3
OCRA.4
OCRA.5
OCRA.6
OCRA.7
SCITXD
SCIRXD
XINT1
IOPA0
IOPA1
IOPA2
IOPA3
IOPA4
IOPA5
IOPA6
IOPA7
PADATDIR
PADATDIR
PADATDIR
PADATDIR
PADATDIR
PADATDIR
PADATDIR
PADATDIR
0
1
2
3
4
5
6
7
8
58
9
83
10
11
12
13
14
15
123
121
119
102
100
CAP1/QEP0
CAP2/QEP1
CAP3
7
6
64
63
PWM1
6
PWM2
98
96
5
4
62
61
60
59
12
11
56
57
OCRA.8
OCRA.9
PWM3
PWM4
IOPB0
IOPB1
IOPB2
IOPB3
IOPB4
IOPB5
IOPB6
IOPB7
PBDATDIR
PBDATDIR
PBDATDIR
PBDATDIR
PBDATDIR
PBDATDIR
PBDATDIR
PBDATDIR
0
1
2
3
4
5
6
7
8
9
94
3
OCRA.10
OCRA.11
OCRA.12
OCRA.13
OCRA.14
OCRA.15
PWM5
10
11
12
13
14
15
91
2
PWM6
130
128
85
19
18
67
68
T1PWM/T1CMP
T2PWM/T2CMP
TDIR
87
TCLKIN
49
55
50
53
56
57
58
59
11
10
39
42
45
46
47
48
4
OCRB.0
OCRB.1
OCRB.2
OCRB.3
OCRB.4
OCRB.5
OCRB.6
OCRB.7
IOPC0
IOPC1
XF
PCDATDIR
PCDATDIR
PCDATDIR
PCDATDIR
PCDATDIR
PCDATDIR
PCDATDIR
PCDATDIR
0
1
2
3
4
5
6
7
8
BIO
9
60
SPISIMO
SPISOMI
SPICLK
SPISTE
CANTX
CANRX
IOPC2
IOPC3
IOPC4
IOPC5
IOPC6
IOPC7
10
11
12
13
14
15
62
64
66
115
113
3
116
81
12
65
5
OCRB.8
OCRB.9
IOPD0
CLKOUT
IOPD1
PDDATDIR
PDDATDIR
0
1
8
9
54
XINT2/ADCSOC
†
‡
§
Valid only if the I/O function is selected on the pin.
If the GPIO pin is configured as an output, these bits can be written to. If the pin is configured as an input, these bits are read from.
If the DIR bit is 0, the GPIO pin functions as an input. For a value of 1, the pin is configured as an output.
NOTE: GPIO pins IOPD2 to IOPD7 are dedicated I/O pins in ’F243. These pins are not available in the ’F241.
25
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
digital I/O control registers
Table 9 lists the registers available in the digital I/O module. As with other ’F243/’F241 peripherals, the registers
are memory-mapped to the data space.
Table 9. Addresses of Digital I/O Control Registers
ADDRESS
7090h
REGISTER
OCRA
NAME
I/O mux control register A
7092h
OCRB
I/O mux control register B
7098h
PADATDIR
PBDATDIR
PCDATDIR
PDDATDIR
I/O port A data and direction register
I/O port B data and direction register
I/O port C data and direction register
I/O port D data and direction register
709Ah
709Ch
709Eh
device reset and interrupts
The TMS320x24x software-programmable interrupt structure supports flexible on-chip and external interrupt
configurations to meet real-time interrupt-driven application requirements. The ’F243/’F241 recognizes three
types of interrupt sources:
Reset (hardware- or software-initiated) is unarbitrated by the CPU and takes immediate priority over any
other executing functions. All maskable interrupts are disabled until the reset service routine enables them.
The ’F243/’F241 devices have two sources of reset: an external reset pin and a watchdog timer timeout
(reset).
Hardware-generated interrupts are requested by external pins or by on-chip peripherals. There are two
types:
–
External interrupts are generated by one of four external pins corresponding to the interrupts XINT1,
XINT2, PDPINT, andNMI. ThefirstthreecanbemaskedbothbydedicatedenablebitsandbytheCPU’s
interrupt mask register (IMR), which can mask each maskable interrupt line at the DSP core. NMI, which
is not maskable, takes priority over peripheral interrupts and software-generated interrupts. It can be
locked out only by an already executing NMI or a reset.
–
Peripheral interrupts are initiated internally by these on-chip peripheral modules: the event manager,
SPI,SCI, WD, CAN, andADC. Theycanbemaskedbothbyenablebitsforeachevent in each peripheral
and by the CPU’s IMR, which can mask each maskable interrupt line at the DSP core.
Software-generated interrupts for the ’F243/’F241 devices include:
–
–
–
The INTR instruction. This instruction allows initialization of any ’F243/’F241 interrupt with software. Its
operand indicates the interrupt vector location to which the CPU branches. This instruction globally
disables maskable interrupts (sets the INTM bit to 1).
The NMI instruction. This instruction forces a branch to interrupt vector location 24h, the same location
used for the nonmaskable hardware interrupt NMI. NMI can be initiated by driving the NMI pin low or by
executing an NMI instruction. This instruction globally disables maskable interrupts.
The TRAP instruction. This instruction forces the CPU to branch to interrupt vector location 22h. The
TRAP instruction does not disable maskable interrupts (INTM is not set to 1); therefore, when the CPU
branches to the interrupt service routine, that routine can be interrupted by the maskable hardware
interrupts.
–
An emulator trap. This interrupt can be generated with either an INTR instruction or a TRAP instruction.
26
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
reset
The reset operation ensures an orderly startup sequence for the device. There are two possible causes of a
reset, as shown in Figure 5.
Reset
Signal
Watchdog Timer Reset
System Reset
External Reset (RS) Pin Active
Figure 5. Reset Signals
The two possible reset signals are generated as follows:
Watchdog timer reset. A watchdog-timer-generated reset occurs if the watchdog timer overflows or an
improper value is written to either the watchdog key register or the watchdog control register. (Note that
when the device is powered on, the watchdog timer is automatically active.) The watchdog timer reset is
reflected on the external RS pin also.
Reset pin active. To generate an external reset pulse on the RS pin, a low-level pulse duration of at least
one CPUCLK cycle is necessary to ensure that the device recognizes the reset signal.
Once watchdog reset is activated, the external RS pin is driven (active) low for a minimum of eight CPUCLK
cycles. This allows the TMS320x24x device to reset external system components.
The occurrence of a reset condition causes the TMS320x24x to terminate program execution and affects
various registers and status bits. During a reset, RAM contents remain unchanged, and all control bits that are
affected by a reset are initialized to their reset state.
hardware-generated interrupts
The ’24x CPU supports one nonmaskable interrupt (NMI) and six maskable prioritized interrupt requests. The
’24x devices have many peripherals, and each peripheral is capable of generating one or more interrupts in
response to many events. The ’24x CPU does not have sufficient interrupt requests to handle all these
peripheral interrupt requests; therefore, a centralized interrupt controller is provided to arbitrate the interrupt
requests from all the different sources. Throughout this section, refer to Figure 6 .
27
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
hardware-generated interrupts (continued)
IRQ
Pulse
Gen
IMR
IFR
PDPINT
ADCINT
XINT1
Unit
XINT2
SPIINT
RXINT
TXINT
Level 1
IRQ GEN
INT1
INT2
CANMBINT
CANERINT
CMP1INT
CMP2INT
CMP3INT
Level 2
TPINT1
IRQ GEN
TCINT1
TUFINT1
TOFINT1
CPU
TPINT2
INT3
INT4
TCINT2
TUFINT2
TOFINT2
Level 3
IRQ GEN
CAPINT1
CAPINT2
CAPINT3
Level 4
IRQ GEN
SPIINT
RXINT
TXINT
INT5
Level 5
IRQ GEN
CANMBINT
CANERINT
INT6
ADCINT
XINT1
XINT2
Level 6
IRQ GEN
IACK
PIVR & logic
PIRQR#
PIACK#
Data Addr
Bus Bus
Figure 6. Peripheral Interrupt Expansion Block Diagram
interrupt hierarchy
The number of interrupt requests available is expanded by having two levels of hierarchy in the interrupt request
system. There are two levels of hierarchy in both the interrupt request/acknowledge hardware and in the
interrupt service routine software.
28
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
interrupt request structure
1. At the lower level of the hierarchy, the peripheral interrupt requests (PIRQs) from several peripherals to the
interrupt controller are ORed together to generate a request to the CPU. There is an interrupt flag bit and
an interrupt enable bit located in the peripheral for each event that can cause a peripheral interrupt request.
There is also one PIRQ for each event. If an interrupt-causing event occurs in a peripheral, and the
corresponding interrupt enable bit is set, the interrupt request from the peripheral to the interrupt controller
is asserted. This interrupt request simply reflects the status of the peripheral’s interrupt flag gated with the
interrupt enable bit. When the interrupt flag is cleared, the interrupt request is cleared. Some peripherals
have the capability to make either a high-priority or a low-priority interrupt request. If a peripheral has this
capability, the value of its interrupt priority bit is transmitted to the interrupt controller. The interrupt request
continues to be asserted until it is either automatically cleared by an interrupt acknowledge or cleared by
software.
2. At the upper level of the hierarchy, the ORed PIRQs generate interrupt (INT) requests to the CPU. The
request to the ’24x CPU is a low-going pulse of 2 CPU clock cycles. The Peripheral Interrupt Expansion
(PIE) controller generates an INT pulse when any of the PIRQs controlling that INT go active. If any of the
PIRQs capable of asserting that CPU interrupt request are still active in the cycle following an interrupt
acknowledge for that INT, another INT pulse is generated (an interrupt acknowledge clears the
highest-priority pending PIRQ). Which CPU interrupt requests get asserted by which peripheral interrupt
requests, and the relative priority of each peripheral interrupt request, is defined in the interrupt controller
and is not part of any of the peripherals. This is shown in Table 10.
29
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
interrupt request structure (continued)
Table 10. ’F243/’F241 Interrupt Source Priority and Vectors
CPU
INTERRUPT
AND
VECTOR
ADDRESS
BIT
PERIPHERAL
INTERRUPT
VECTOR
SOURCE
PERIPHERAL
MODULE
INTERRUPT OVERALL
POSITION IN
PIRQRx AND
PIACKRx
MASKABLE?
DESCRIPTION
NAME
PRIORITY
(PIV)
RSN
0000h
RS pin,
Watchdog
Reset from pin, watchdog
timeout
Reset
1
2
3
4
5
6
N/A
N/A
N
N
N
Y
Y
Y
Y
–
Reserved
NMI
CPU
Emulator Trap
0026h
NMI
0024h
Nonmaskable
Interrupt
N/A
Nonmaskable interrupt
Power device protection
interrupt pin
PDPINT
ADCINT
XINT1
0.0
0.1
0.2
0.3
0020h
0004h
0001h
0011h
EV
ADC interrupt in
high-priority mode
ADC
External
Interrupt Logic high priority
External interrupt pins in
External
Interrupt Logic high priority
External interrupt pins in
XINT2
SPIINT
RXINT
7
8
9
INT1
0002h
SCI receiver interrupt in
high-priority mode
0.5
0.6
0006h
0007h
Y
Y
SCI
SCI
SCI transmitter interrupt in
high-priority mode
TXINT
10
CANMBINT
CANERINT
CMP1INT
CMP2INT
CMP3INT
TPINT1
11
12
13
14
15
16
17
0.9
0021h
0022h
0023h
0027h
0028h
Y
Y
Y
Y
Y
EV
EV
EV
EV
EV
Compare 1 interrupt
Compare 2 interrupt
Compare 3 interrupt
Timer 1 period interrupt
Timer 1 PWM interrupt
0.10
0.11
0.12
0.13
INT2
0004h
TCINT1
Timer 1 underflow
interrupt
TUFINT1
18
0.14
0029h
Y
EV
TOFINT1
TPINT2
TCINT2
19
20
21
0.15
1.0
002Ah
002Bh
002Ch
Y
Y
Y
EV
EV
EV
Timer 1 overflow interrupt
Timer 2 period interrupt
Timer 2 PWM interrupt
1.1
INT3
0006h
Timer 2 underflow
interrupt
TUFINT2
22
1.2
002Dh
Y
EV
TOFINT2
CAPINT1
CAPINT2
CAPINT3
23
24
25
26
1.3
1.4
1.5
1.6
002Eh
0033h
0034h
0035h
Y
Y
Y
Y
EV
EV
EV
EV
Timer 2 overflow interrupt
Capture 1 interrupt
Capture 2 interrupt
Capture 3 interrupt
INT4
0008h
30
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
interrupt request structure (continued)
Table 10.’F243/’F241 Interrupt Source Priority and Vectors (Continued)
CPU
INTERRUPT
AND
VECTOR
ADDRESS
BIT
PERIPHERAL
INTERRUPT
VECTOR
SOURCE
PERIPHERAL
MODULE
INTERRUPT OVERALL
POSITION IN
PIRQRx AND
PIACKRx
MASKABLE?
DESCRIPTION
NAME
PRIORITY
(PIV)
SPIINT
27
28
1.7
1.8
0005h
0006h
Y
Y
SPI
SCI
SPI interrupt (low-priority)
SCI receiver interrupt
(low-priority mode)
RXINT
SCI transmitter interrupt
(low-priority mode)
TXINT
29
30
31
32
33
34
1.9
0007h
0040h
0041h
0004h
0001h
0011h
Y
Y
Y
Y
Y
Y
SCI
CAN
CAN
INT5
000Ah
CAN mailbox interrupt
(low-priority mode)
CANMBINT
CANERINT
ADCINT
XINT1
1.10
1.11
1.12
1.13
1.14
CAN error interrupt
(low-priority mode)
ADC interrupt
(low-priority)
ADC
INT6
000Ch
External
External interrupt pins
Interrupt Logic (low-priority mode)
External External interrupt pins
Interrupt Logic (low-priority mode)
XINT2
Reserved
TRAP
000Eh
0022h
N/A
N/A
Y
CPU
CPU
Analysis interrupt
TRAP instruction
N/A
N/A
N/A
Phantom
Interrupt
Vector
N/A
0000h
N/A
CPU
Phantom interrupt vector
interrupt acknowledge
When the CPU asserts its interrupt acknowledge, it simultaneously puts a value on the memory interface
program address bus, which corresponds to the CPU interrupt being acknowledged (it does this because it is
fetching the CPU interrupt vector from program memory, each INT has a vector stored in a dedicated program
memory address). This value is shown in Table 10, column 3, CPU Interrupt and Vector Address. The PIE
controller uses the CPU interrupt acknowledge to generate its internal signals to clear the current interrupt
requests.
interrupt vectors
When the CPU receives an interrupt request (INT), it does not know which peripheral event caused the request
(PIRQ). To enable the CPU to distinguish between all of these events, a unique interrupt vector is generated
in response to an active interrupt request getting acknowledged. This vector PIV is loaded into the Peripheral
Interrupt Vector Register (PIVR) in the PIE controller and can then be read by the CPU to generate a branch
to the respective Interrupt Service Routine (ISR).
In effect, there are two vector tables: a CPU vector table and a user-specified peripheral vector table. TheCPU’s
vector table, which starts at 0000h, is used to get to the General Interrupt Service Routine (GISR) in response
to a CPU interrupt request (INT). A user-specified peripheral vector table is employed to get to the
Event-Specific Interrupt Service Routine (SISR), corresponding to the event which caused the peripheral
interrupt request (PIRQ). The code in the GISR should read the Peripheral Interrupt Vector Register (PIVR) after
saving any necessary context, and use this value PIV to generate a branch to the SISR.
31
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
interrupt vectors (continued)
The peripheral interrupt vectors (PIVs) are stored in a table in the peripheral interrupt expansion controller. They
can either be hard-coded (potentially ROM), or register locations (RAM), which are programmed by the reset
service routine. The PIVs are all implemented as hard-coded values on the ’F243/’F241 devices, according to
Table 10, column 5.
phantom interrupt vector
The phantom interrupt vector is an interrupt system integrity feature. If the CPU’s interrupt acknowledge is
asserted, but there is no associated peripheral interrupt request asserted, the phantom vector is used so that
this fault is handled in a controlled manner. One way the phantom interrupt vector could be required is if the CPU
executes a software interrupt instruction with an argument corresponding to a peripheral interrupt (usually
INT1–INT6). The other way would be if a peripheral made an interrupt request, but its interrupt request flag was
cleared by software before the CPU acknowledged the request. In this case, there may be no peripheral
interrupt request asserted to the interrupt controller, so the controller would not know which peripheral interrupt
vector to load into the PIVR. In these situations, the phantom interrupt vector is loaded into the PIVR in lieu of
a peripheral interrupt vector.
software hierarchy
There are two levels of interrupt service routine hierarchy: the General Interrupt Service Routine (GISR), and
the Event-Specific Interrupt Service Routine (SISR). There is one GISR for each maskable prioritized request
(INT) to the CPU. This can perform necessary context saves before it fetches the PIV from the PIVR. This PIV
value is used to generate a branch to the SISR. There is one SISR for every interrupt request from a peripheral
to the interrupt controller. The SISR performs the actions required in response to the peripheral interrupt
request.
nonmaskable interrupts
The PIE controller does not support expansion of nonmaskable interrupts. This is because an ISR must read
the peripheral interrupt vector from the PIVR before interrupts are re-enabled. All interrupts are automatically
disabled when any of the INT1 – INT6 interrupts are serviced. If the PIVR is not read before interrupts are
re-enabled, another interrupt would be acknowledged and a new peripheral interrupt vector would be loaded
into the PIVR, causing permanent loss of the original peripheral interrupt vector. Since, by their very nature,
nonmaskable interrupts cannot be masked, they cannot be included in the interrupt expansion controller
because they could cause the loss of peripheral interrupt vectors.
interrupt operation sequence
1. An interrupt-generating event occurs in a peripheral. The interrupt flag (IF) bit corresponding to that event
is set in a register in the peripheral. If the appropriate interrupt enable (IE) bit is set, the peripheral generates
an interrupt request to the PIE controller by asserting its PIRQ. If the interrupt is not enabled in the peripheral
register, the IF remains set until cleared by software. If the interrupt is enabled at a later time, and the
interrupt flag is still set, the PIRQ will immediately be asserted. The interrupt flag (IF) in the peripheral
register should be cleared by software only. If the IF bit is not cleared after the respective interrupt service,
future interrupts will not be recognized.
2. If no unacknowledged CPU interrupt request of the same priority level has previously been sent, the
peripheral interrupt request, PIRQ, causes the PIE controller to generate a CPU interrupt request pulse.
This pulse is active low for 2 CPU clock cycles.
3. The interrupt request to the CPU sets the corresponding flag in the CPU’s interrupt flag register, IFR. If the
CPU interrupt has been enabled (by setting the appropriate bit in the CPU’s Interrupt Mask Register, IMR),
the CPU stops what it is doing. It then masks all other maskable interrupts by setting the INTM bit, saves
some context, clears the respective IFR bit, and starts executing the General Interrupt Service Routine
(GISR) for that interrupt priority level. The CPU generates an interrupt acknowledge automatically, which
is accompanied by a value on the Program Address Bus (PAB) that corresponds to the interrupt priority level
being responded to. These values are shown in Table 10, column 3.
32
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
interrupt operation sequence (continued)
1. The PIE controller decodes the PAB value and generates an internal peripheral interrupt acknowledge to
load the PIV into the PIVR. The appropriate peripheral interrupt vector (or the phantom interrupt vector),
is referenced from the table stored in the PIE controller.
2. WhentheGISRhascompletedanynecessarycontextsaves, itreadsthePIVRandusestheinterruptvector
as a target (or to generate a target) for a branch to the Event-Specific Interrupt Service Routine (SISR) for
the interrupt event which occurred in the peripheral. Interrupts must not be re-enabled until the PIVR has
been read; otherwise, its contents can get overwritten by a subsequent interrupt.
external interrupts
The ’F243/’F241 devices have four external interrupts. These interrupts include:
XINT1. The XINT1 control register (at 7070h) provides control and status for this interrupt. XINT1 can be used
asahigh-priority(Level1)orlow-priority(Level6)maskableinterruptorasageneral-purposeI/Opin. XINT1
can also be programmed to trigger an interrupt on either the rising or the falling edge.
XINT2. The XINT2 control register (at 7071h) provides control and status for this interrupt. XINT2 can be used
as a high-priority (Level 1) or low-priority (Level 6) maskable interrupt or a general-purpose I/O pin. XINT2 can
also be programmed to trigger an interrupt on either the rising or the falling edge.
NMI. This is a nonmaskable external interrupt.
PDPINT. This interrupt is provided for safe operation of power converters and motor drives controlled by
the ’F243/’F241. This maskable interrupt can put the timers and PWM output pins in high-impedance states
and inform the CPU in case of motor drive abnormalities such as overvoltage, overcurrent, and excessive
temperature rise. PDPINT is a Level 1 interrupt.
Table 11 is a summary of the external interrupt capability of the ’F243/’F241.
Table 11. External Interrupt Types and Functions
CONTROL
REGISTER
NAME
CONTROL
REGISTER
ADDRESS
EXTERNAL
INTERRUPT
MASKABLE?
Yes
(Level 1 or 6)
XINT1
XINT1CR
7070h
Yes
(Level 1 or 6)
XINT2
NMI
XINT2CR
—
7071h
—
No
Yes
(Level 1)
PDPINT
EVIMRA
742Ch
33
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
clock generation
The ’F243/’F241 devices have an on-chip, (x4) PLL-based clock module. This module provides all the
necessary clocking signals for the device, as well as control for low-power mode entry. The only external
component necessary for this module is a fundamental crystal. The “times 4” (x4) option for the ’F243/’F241
PLL is fixed and cannot be changed.
The PLL-based clock module provides two modes of operation:
Crystal-operation
This mode allows the use of a 5-MHz external reference crystal to provide the time base to the device.
External clock source operation
This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external
clock source input on the XTAL1/CLKIN pin. In this case, an external oscillator clock is connected to the
XTAL1/CLKIN pin.
The clock module includes two external pins:
1. XTAL1/CLKIN
2. XTAL2
clock source/crystal input
output to crystal
XTAL1/CLKIN
CPUCLK
XTAL
OSC
x4
PLL
XTAL2
Figure 7. PLL Clock Module Block Diagram
low-power modes
The ’24x has an IDLE instruction. When executed, the IDLE instruction stops the clocks to all circuits in the CPU,
but the clock output from the CPU continues to run. With this instruction, the CPU clocks can be shut down to
save power while the peripherals (clocked with CLKOUT) continue to run. The CPU exits the IDLE state if it is
reset, or, if it receives an interrupt request.
clock domains
All ’24x-based devices have two clock domains:
1. CPU clock domain – consists of the clock for most of the CPU logic
2. System clock domain – consists of the peripheral clock (which is derived from CLKOUT of the CPU) and
the clock for the interrupt logic in the CPU.
WhentheCPUgoesintoIDLEmode, theCPUclockdomainisstoppedwhilethesystemclockdomaincontinues
to run. This mode is also known as IDLE1 mode. The ’24x CPU also contains support for a second IDLE mode,
IDLE2. By asserting IDLE2 to the ’24x CPU, both the CPU clock domain and the system clock domain are
stopped, allowing further power savings. A third low-power mode, HALT mode, the deepest, is possible if the
oscillator and WDCLK are also shut down when in IDLE2 mode.
34
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
low-power modes (continued)
Two control bits, LPM(1) and LPM(0), specify which of the three possible low-power modes is entered when
the IDLE instruction is executed (see Table 12). These bits are located in the System Control and Status
Register (SCSR) described in the TMS320C241/C242/C243 DSP Controllers CPU, System, Instruction Set,
and Peripherals Reference Guide (literature number SPRU276).
Table 12. Low-Power Modes Summary
CPU
CLOCK
DOMAIN
SYSTEM
CLOCK
DOMAIN
LPMx BITS
SCSR[12:13]
WDCLK
STATUS
PLL
STATUS
OSC
STATUS
EXIT
CONDITION
LOW-POWER MODE
CPU running normally
XX
00
On
On
On
On
On
On
On
On
—
Peripheral Interrupt,
External Interrupt,
Reset
IDLE1 – (LPM0)
IDLE2 – (LPM1)
Off
On
Wakeup Interrupts,
External Interrupt,
Reset
01
1X
Off
Off
Off
Off
On
Off
On
Off
On
Off
HALT – (LPM2)
{PLL/OSC power down}
Reset Only
wakeup from low-power modes
reset
A reset (from any source) causes the device to exit any of the IDLE modes. If the device is halted, the reset will
first start the oscillator, and there can be a delay while the oscillator powers up before clocks are generated to
initiate the CPU reset sequence.
external interrupts
The external interrupts, XINTx, can cause the device to exit any of the low-power modes, except HALT. If the
device is in IDLE2 mode, the synchronous logic connected to the external interrupt pins is bypassed with
combinatorial logic which recognizes the interrupt on the pin, starts the clocks, and then allows the clocked logic
to generate an interrupt request to the PIE controller. Note that in Table 12, external interrupts include PDPINT.
wakeup interrupts
Certain peripherals (for example, the CAN wakeup interrupt which can assert the CAN error interrupt request
even when there are no clocks running) can have the capability to start the device clocks and then generate
an interrupt in response to certain external events, for example, activity on a communication line.
peripheral interrupts
All peripheral interrupts, if enabled locally and globally, can cause the device to exit IDLE1 mode.
35
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
peripheral interrupts (continued)
Wake-Up Signal
†
to CPU
Peripheral
Interrupts
NMI
XINT1
XINT2
External-Interrupt Logic
Reset
Signal
External Reset (RS pin)
M
U
Reset Logic
Watchdog Timer Module
X
(Wake-Up Signal)
†
The CPU can exit HALT mode (LPM2) with a RESET only.
Figure 8. Waking Up the Device From Power Down
36
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
functional block diagram of the ’24x DSP CPU
Program Bus
IS
DS
PS
MUX
R/W
STRB
READY
BR
X1
CLKOUT
CLKIN/X2
NPAR
XF
16
PC
PAR
MSTACK
MUX
W/R
WE
RS
Stack 8 × 16
NMI
MP/MC
XINT[1–2]
2
FLASH EEPROM/
ROM
Program Control
(PCTRL)
16
16
A15–A0
16
16
16
16
D15–D0
16
16
Data Bus
16
16
16
16
16
3
9
7
16
16
LSB
from
IR
AR0(16)
AR1(16)
AR2(16)
AR3(16)
AR4(16)
AR5(16)
AR6(16)
AR7(16)
DP(9)
16
MUX
MUX
16
ARP(3)
3
3
9
TREG0(16)
ARB(3)
Multiplier
3
ISCALE (0–16)
PREG(32)
32
16
PSCALE (–6, 0, 1, 4)
32
32
16
MUX
ARAU(16)
MUX
32
CALU(32)
32
32
16
Memory Map
Register
MUX
MUX
IMR (16)
IFR (16)
Data/Prog
DARAM
Data
C
ACCH(16)
ACCL(16)
32
GREG (16)
DARAM
B0 (256 × 16)
B2 (32 × 16)
B1 (256 × 16)
OSCALE (0–7)
16
MUX
16
16
16
NOTES: A. Symbol descriptions appear in Table 13 and Table 14.
B. For clarity, the data and program buses are shown as single buses although they include address and data bits.
37
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
’24x legend for the internal hardware
Table 13. Legend for the ’24x Internal Hardware
SYMBOL
NAME
DESCRIPTION
32-bit register that stores the results and provides input for subsequent CALU operations. Also includes shift
and rotate capabilities
ACC
Accumulator
Auxiliary Register
Arithmetic Unit
An unsigned, 16-bit arithmetic unit used to calculate indirect addresses using the auxiliary registers as inputs
and outputs
ARAU
These 16-bit registers are used as pointers to anywhere within the data space address range. They are
operated upon by the ARAU and are selected by the auxiliary register pointer (ARP). AR0 can also be used
as an index value for AR updates of more than one and as a compare value to AR.
AUX
REGS
Auxiliary Registers
0–7
BR is asserted during access of the external global data memory space. READY is asserted to the device
whenthe global data memory is available for the bus transaction. BR can be used to extend the data memory
address space by up to 32K words.
Bus Request
Signal
BR
Register carry output from CALU. C is fed back into the CALU for extended arithmetic operation. The C bit
resides in status register 1 (ST1), and can be tested in conditional instructions. C is also used in accumulator
shifts and rotates.
C
Carry
32-bit-wide main arithmetic logic unit for the TMS320C2xx core. The CALU executes 32-bit operations in a
single machine cycle. CALU operates on data coming from ISCALE or PSCALE with data from ACC, and
provides status results to PCTRL.
Central Arithmetic
Logic Unit
CALU
If the on-chip RAM configuration control bit (CNF) is set to 0, the reconfigurable data dual-access RAM
(DARAM) block B0 is mapped to data space; otherwise, B0 is mapped to program space. Blocks B1 and B2
are mapped to data memory space only, at addresses 0300–03FF and 0060–007F, respectively. Blocks 0
and 1 contain 256 words, while block 2 contains 32 words.
DARAM
Dual-Access RAM
Data Memory
Page Pointer
The 9-bit DP register is concatenated with the seven least significant bits (LSBs) of an instruction word to
form a direct memory address of 16 bits. DP can be modified by the LST and LDP instructions.
DP
Global Memory
Allocation
Register
GREG
IMR
GREG specifies the size of the global data memory space.
Interrupt Mask
Register
IMR individually masks or enables the seven interrupts.
Interrupt Flag
Register
The 7-bit IFR indicates that the TMS320C2xx has latched an interrupt from one of the seven maskable
interrupts.
IFR
INT#
Interrupt Traps
A total of 32 interrupts by way of hardware and/or software are available.
Input Data-Scaling 16- to 32-bit barrel left-shifter. ISCALE shifts incoming 16-bit data 0 to16 positions left, relative to the 32-bit
ISCALE
Shifter
output within the fetch cycle; therefore, no cycle overhead is required for input scaling operations.
16 × 16-bit multiplier to a 32-bit product. MPY executes multiplication in a single cycle. MPY operates either
signed or unsigned 2s-complement arithmetic multiply.
MPY
Multiplier
MSTACK provides temporary storage for the address of the next instruction to be fetched when program
address-generation logic is used to generate sequential addresses in data space.
MSTACK
MUX
Micro Stack
Multiplexer
Multiplexes buses to a common input
Next Program
Address Register
NPAR
NPAR holds the program address to be driven out on the PAB on the next cycle.
Output
Data-Scaling
Shifter
16- to 32-bit barrel left-shifter. OSCALE shifts the 32-bit accumulator output 0 to 7 bits left for quantization
management and outputs either the 16-bit high- or low-half of the shifted 32-bit data to the data-write data
bus (DWEB).
OSCALE
Program Address
Register
PAR holds the address currently being driven on PAB for as many cycles as it takes to complete all memory
operations scheduled for the current bus cycle.
PAR
PC increments the value from NPAR to provide sequential addresses for instruction-fetching and sequential
data-transfer operations.
PC
Program Counter
Program
Controller
PCTRL
PCTRL decodes instruction, manages the pipeline, stores status, and decodes conditional operations.
38
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
’24x legend for the internal hardware (continued)
Table 13. Legend for the ’24x Internal Hardware (Continued)
SYMBOL
NAME
DESCRIPTION
32-bit register holds results of 16 × 16 multiply
PREG
Product Register
0-, 1-, or 4-bit left shift, or 6-bit right shift of multiplier product. The left-shift options are used to manage the
additional sign bits resulting from the 2s-complement multiply. The right-shift option is used to scale down
the number to manage overflow of product accumulation in the CALU. PSCALE resides in the path from the
32-bit product shifter and from either the CALU or the data-write data bus (DWEB), and requires no cycle
overhead.
Product-Scaling
Shifter
PSCALE
STACK is a block of memory used for storing return addresses for subroutines and interrupt-service
routines, or for storing data. The ’C24x stack is 16-bit wide and eight-level deep.
STACK
TREG
Stack
Temporary
Register
16-bit register holds one of the operands for the multiply operations. TREG holds the dynamic shift count
for the LACT, ADDT, and SUBT instructions. TREG holds the dynamic bit position for the BITT instruction.
’F243/’F241 DSP core CPU
The TMS320x24x devices use an advanced Harvard-type architecture that maximizes processing power by
maintaining two separate memory bus structures — program and data — for full-speed execution. This multiple
bus structure allows data and instructions to be read simultaneously. Instructions support data transfers
between program memory and data memory. This architecture permits coefficients that are stored in program
memory to be read in RAM, thereby eliminating the need for a separate coefficient ROM. This, coupled with a
four-deep pipeline, allows the ’F243/’F241 devices to execute most instructions in a single cycle.
status and control registers
Two status registers, ST0 and ST1, contain the status of various conditions and modes. These registers can
be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved
and restored for subroutines.
The load status register (LST) instruction is used to write to ST0 and ST1. The store status register (SST)
instruction is used to read from ST0 and ST1 — except for the INTM bit, which is not affected by the LST
instruction. The individual bits of these registers can be set or cleared when using the SETC and CLRC
instructions. Figure9showstheorganizationofstatusregistersST0andST1, indicatingallstatusbitscontained
in each. Several bits in the status registers are reserved and are read as logic 1s. Table 14 lists status register
field definitions.
15
13
12
11
10
1
9
8
0
ST0
ST1
ARP
ARB
OV
OVM
INTM
DP
15
13
12
11
10
9
8
1
7
1
6
1
5
1
4
3
1
2
1
1
0
CNF
TC
SXM
C
XF
PM
Figure 9. Status and Control Register Organization
Table 14. Status Register Field Definitions
FIELD
FUNCTION
Auxiliary register pointer buffer. When the ARP is loaded into ST0, the old ARP value is copied to the ARB except during an LST
instruction. When the ARB is loaded by way of an LST #1 instruction, the same value is also copied to the ARP.
ARB
Auxiliary register (AR) pointer. ARP selects the AR to be used in indirect addressing. When the ARP is loaded, the old ARP value
is copied to the ARB register. ARP can be modified by memory-reference instructions when using indirect addressing, and by the
LARP, MAR, and LST instructions. The ARP is also loaded with the same value as ARB when an LST #1 instruction is executed.
ARP
39
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
status and control registers (continued)
Table 14. Status Register Field Definitions (Continued)
FIELD
FUNCTION
Carry bit. C is set to 1 if the result of an addition generates a carry, or reset to 0 if the result of a subtraction generates a borrow.
Otherwise, C is reset after an addition or set after a subtraction, except if the instruction is ADD or SUB with a 16-bit shift. In these
cases, the ADD can only set and the SUB only reset the carry bit, but cannot affect it otherwise. The single-bit shift and rotate
instructions also affect C, as well as the SETC, CLRC, and LST #1 instructions. Branch instructions have been provided to branch
on the status of C. C is set to 1 on a reset.
C
On-chip RAM configuration control bit. If CNF is set to 0, the reconfigurable data dual-access RAM blocks are mapped to data
space; otherwise, they are mapped to program space. The CNF can be modified by the SETC CNF, CLRC CNF, and LST #1
instructions. RS sets the CNF to 0.
CNF
DP
Data memory page pointer. The 9-bit DP register is concatenated with the seven LSBs of an instruction word to form a direct
memory address of 16 bits. DP can be modified by the LST and LDP instructions.
Interruptmode bit. When INTM is set to 0, all unmasked interrupts are enabled. When set to 1, all maskable interrupts are disabled.
INTM is set and reset by the SETC INTM and CLRC INTM instructions. RS also sets INTM. INTM has no effect on the unmaskable
RS and NMI interrupts. Note that INTM is unaffected by the LST instruction. This bit is set to 1 by reset. It is also set to 1 when
a maskable interrupt trap is taken.
INTM
Overflow flag bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the arithmetic logic unit (ALU). Once an
overflow occurs, the OV remains set until a reset, BCND/D on OV/NOV, or LST instructions clear OV.
OV
Overflow mode bit. When OVM is set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator
is set to either its most positive or negative value upon encountering an overflow. The SETC and CLRC instructions set and reset
this bit, respectively. LST can also be used to modify the OVM.
OVM
Product shift mode. If these two bits are 00, the multiplier’s 32-bit product is loaded into the ALU with no shift. If PM = 01, the PREG
output is left-shifted one place and loaded into the ALU, with the LSB zero-filled. If PM = 10, PREG output is left-shifted by four
bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of six bits, sign-extended. Note that the PREG
contents remain unchanged. The shift takes place when transferring the contents of the PREG to the ALU. PM is loaded by the
SPM and LST #1 instructions. PM is cleared by RS.
PM
Sign-extensionmode bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter.
SXM = 0 suppresses sign extension. SXM does not affect the definitions of certain instructions; for example, the ADDS instruction
suppresses sign extension regardless of SXM. SXM is set by the SETC SXM and reset by the CLRC SXM instructions, and can
be loaded by the LST #1 instruction. SXM is set to 1 by reset.
SXM
Test/control flag bit. TC is affected by the BIT, BITT, CMPR, LST #1, and NORM instructions. TC is set to a 1 if a bit tested by BIT
or BITT is a 1, if a compare condition tested by CMPR exists between AR (ARP) and AR0, if the exclusive-OR function of the two
most significant bits (MSBs) of the accumulator is true when tested by a NORM instruction. The conditional branch, call, and return
instructions can execute based on the condition of TC.
TC
XF
XF pin status bit. XF indicates the state of the XF pin, a general-purpose output pin. XF is set by the SETC XF and reset by the
CLRC XF instructions. XF is set to 1 by reset.
central processing unit
The TMS320x24x central processing unit (CPU) contains a 16-bit scaling shifter, a 16 x 16-bit parallel multiplier,
a 32-bit central arithmetic logic unit (CALU), a 32-bit accumulator, and additional shifters at the outputs of both
the accumulator and the multiplier. This section describes the CPU components and their functions. The
functional block diagram shows the components of the CPU.
input scaling shifter
The TMS320x24x provides a scaling shifter with a 16-bit input connected to the data bus and a 32-bit output
connected to the CALU. This shifter operates as part of the path of data coming from program or data space
to the CALU and requires no cycle overhead. It is used to align the 16-bit data coming from memory to the 32-bit
CALU. This is necessary for scaling arithmetic as well as aligning masks for logical operations.
The scaling shifter produces a left shift of 0 to 16 on the input data. The LSBs of the output are filled with zeros;
the MSBs can either be filled with zeros or sign-extended, depending upon the value of the SXM bit
(sign-extension mode) of status register ST1. The shift count is specified by a constant embedded in the
40
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
input scaling shifter (continued)
instruction word or by a value in TREG. The shift count in the instruction allows for specific scaling or alignment
operations specific to that point in the code. The TREG base shift allows the scaling factor to be adaptable to
the system’s performance.
multiplier
The TMS320x24x devices use a 16 x 16-bit hardware multiplier that is capable of computing a signed or an
unsigned32-bitproductinasinglemachinecycle. Allmultiplyinstructions, excepttheMPYU(multiplyunsigned)
instruction, perform a signed multiply operation. That is, two numbers being multiplied are treated as
2s-complement numbers, and the result is a 32-bit 2s-complement number. There are two registers associated
with the multiplier, as follow:
16-bit temporary register (TREG) that holds one of the operands for the multiplier
32-bit product register (PREG) that holds the product
Four product shift modes (PM) are available at the PREG output (PSCALE). These shift modes are useful for
performing multiply/accumulate operations, performing fractional arithmetic, or justifying fractional products.
The PM field of status register ST1 specifies the PM shift mode, as shown in Table 15.
Table 15. PSCALE Product Shift Modes
PM
00
SHIFT
No shift
Left 1
DESCRIPTION
Product feed to CALU or data bus with no shift
01
Removes the extra sign bit generated in a 2s-complement multiply to produce a Q31 product
Removesthe extra 4signbitsgeneratedina16x132s-complementmultiplytoaproduceaQ31productwhen
using the multiply by a 13-bit constant
10
11
Left 4
Right 6
Scales the product to allow up to 128 product accumulation without the possibility of accumulator overflow
The product can be shifted one bit to compensate for the extra sign bit gained in multiplying two 16-bit
2s-complement numbers (MPY instruction). A four-bit shift is used in conjunction with the MPY instruction with
a short immediate value (13 bits or less) to eliminate the four extra sign bits gained in multiplying a 16-bit number
by a 13-bit number. Finally, the output of PREG can be right-shifted 6 bits to enable the execution of up to
128 consecutive multiply/accumulates without the possibility of overflow.
The LT (load TREG) instruction normally loads TREG to provide one operand (from the data bus), and the MPY
(multiply) instruction provides the second operand (also from the data bus). A multiplication also can be
performed with a 13-bit immediate operand when using the MPY instruction. Then a product is obtained every
two cycles. When the code is executing multiple multiplies and product sums, the CPU supports the pipelining
of the TREG load operations with CALU operations using the previous product. The pipeline operations that
run in parallel with loading the TREG include: load ACC with PREG (LTP); add PREG to ACC (LTA); add PREG
to ACC and shift TREG input data (DMOV) to next address in data memory (LTD); and subtract PREG from ACC
(LTS).
Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the
multiplier, allowing both operands to be processed simultaneously. The data for these operations can be
transferred to the multiplier each cycle by way of the program and data buses. This facilitates single-cycle
multiply/accumulates when used with the repeat (RPT) instruction. In these instructions, the coefficient
addresses are generated by program address generation (PAGEN) logic, while the data addresses are
generated by data address generation (DAGEN) logic. This allows the repeated instruction to access the values
from the coefficient table sequentially and step through the data in any of the indirect addressing modes.
The MACD instruction, when repeated, supports filter constructs (weighted running averages) so that as the
sum-of-products is executed, the sample data is shifted in memory to make room for the next sample and to
throw away the oldest sample.
41
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
multiplier (continued)
The MPYU instruction performs an unsigned multiplication, which greatly facilitates extended-precision
arithmeticoperations. TheunsignedcontentsofTREGaremultipliedbytheunsignedcontentsoftheaddressed
data memory location, with the result placed in PREG. This process allows the operands of greater than 16 bits
to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits. The
SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the
multiplier for squaring a data memory value.
After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the 32-bit product register
(PREG). The product from PREG can be transferred to the CALU or to data memory by way of the SPH (store
product high) and SPL (store product low) instructions. Note: the transfer of PREG to either the CALU or data
bus passes through the PSCALE shifter, and therefore is affected by the product shift mode defined by PM. This
is important when saving PREG in an interrupt-service-routine context save as the PSCALE shift effects cannot
be modeled in the restore operation. PREG can be cleared by executing the MPY #0 instruction. The product
register can be restored by loading the saved low half into TREG and executing a MPY #1 instruction. The high
half, then, is loaded using the LPH instruction.
central arithmetic logic unit
The TMS320x24x central arithmetic logic unit (CALU) implements a wide range of arithmetic and logical
functions, the majority of which execute in a single clock cycle. This ALU is referred to as central to differentiate
it from a second ALU used for indirect-address generation called the auxiliary register arithmetic unit (ARAU).
Once an operation is performed in the CALU, the result is transferred to the accumulator (ACC) where additional
operations, such as shifting, can occur. Data that is input to the CALU can be scaled by ISCALE when coming
from one of the data buses (DRDB or PRDB) or scaled by PSCALE when coming from the multiplier.
The CALU is a general-purpose arithmetic/logic unit that operates on 16-bit words taken from data memory or
derived from immediate instructions. In addition to the usual arithmetic instructions, the CALU can perform
Boolean operations, facilitating the bit manipulation ability required for a high-speed controller. One input to the
CALU is always provided from the accumulator, and the other input can be provided from the product register
(PREG) of the multiplier or the output of the scaling shifter (that has been read from data memory or from the
ACC). After the CALU has performed the arithmetic or logical operation, the result is stored in the accumulator.
The TMS320x24x devices support floating-point operations for applications requiring a large dynamic range.
The NORM (normalization) instruction is used to normalize fixed-point numbers contained in the accumulator
by performing left shifts. The four bits of the TREG define a variable shift through the scaling shifter for the
LACT/ADDT/SUBT (load/add to /subtract from accumulator with shift specified by TREG) instructions. These
instructions are useful in floating-point arithmetic where a number needs to be denormalized — that is,
floating-point to fixed-point conversion. They are also useful in execution of an automatic gain control (AGC)
going into a filter. The BITT (bit test) instruction provides testing of a single bit of a word in data memory based
on the value contained in the four LSBs of TREG.
The CALU overflow saturation mode can be enabled/disabled by setting/resetting the OVM bit of ST0. When
the CALU is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator
is loaded with either the most positive or the most negative value representable in the accumulator, depending
on the direction of the overflow. The value of the accumulator at saturation is 07FFFFFFFh (positive) or
080000000h (negative). If the OVM (overflow mode) status register bit is reset and an overflow occurs, the
overflowed results are loaded into the accumulator with modification. (Note that logical operations cannot result
in overflow.)
The CALU can execute a variety of branch instructions that depend on the status of the CALU and the
accumulator. These instructions can be executed conditionally based on any meaningful combination of these
status bits. For overflow management, these conditions include the OV (branch on overflow) and EQ (branch
on accumulator equal to zero). In addition, the BACC (branch to address in accumulator) instruction provides
the ability to branch to an address specified by the accumulator (computed goto). Bit test instructions (BIT and
BITT), which do not affect the accumulator, allow the testing of a specified bit of a word in data memory.
42
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
central arithmetic logic unit (continued)
TheCALUalsohasanassociatedcarrybitthatissetorresetdependingonvariousoperationswithinthedevice.
The carry bit allows more efficient computation of extended-precision products and additions or subtractions.
It also is useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the
single-bit shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other
such non-arithmetic or control instructions.
The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions use
the previous value of carry in their addition/subtraction operation.
The one exception to the operation of the carry bit is in the use of ADD with a shift count of 16 (add to high
accumulator) and SUB with a shift count of 16 (subtract from high accumulator) instructions. This case of the
ADD instruction can set the carry bit only if a carry is generated, and this case of the SUB instruction can reset
the carry bit only if a borrow is generated; otherwise, neither instruction affects it.
Two conditional operands, C and NC, are provided for branching, calling, returning, and conditionallyexecuting,
based upon the status of the carry bit. The SETC, CLRC, and LST #1 instructions also can be used to load the
carry bit. The carry bit is set to one on a hardware reset.
accumulator
The 32-bit accumulator is the registered output of the CALU. It can be split into two 16-bit segments for storage
in data memory. Shifters at the output of the accumulator provide a left shift of 0 to 7 places. This shift is
performed while the data is being transferred to the data bus for storage. The contents of the accumulator
remain unchanged. When the post-scaling shifter is used on the high word of the accumulator (bits 16–31), the
MSBs are lost and the LSBs are filled with bits shifted in from the low word (bits 0–15). When the post-scaling
shifter is used on the low word, the LSBs are zero-filled.
The SFL and SFR (in-place one-bit shift to the left/right) instructions and the ROL and ROR (rotate to the
left/right) instructions implement shifting or rotating of the contents of the accumulator through the carry bit. The
SXM bit affects the definition of the SFR (shift accumulator right) instruction. When SXM = 1, SFR performs an
arithmetic right shift, maintaining the sign of the accumulator data. When SXM = 0, SFR performs a logical shift,
shiftingouttheLSBsandshiftinginazerofortheMSB. TheSFL(shiftaccumulatorleft)instructionisnotaffected
by the SXM bit and behaves the same in both cases, shifting out the MSB and shifting in a zero. Repeat (RPT)
instructions can be used with the shift and rotate instructions for multiple-bit shifts.
auxiliary registers and auxiliary-register arithmetic unit (ARAU)
The ’x243/’x241 provides a register file containing eight auxiliary registers (AR0–AR7). The auxiliary registers
are used for indirect addressing of the data memory or for temporary data storage. Indirect auxiliary-register
addressing allows placement of the data memory address of an instruction operand into one of the auxiliary
registers. These registers are referenced with a 3-bit auxiliary register pointer (ARP) that is loaded with a value
from0through7, designatingAR0throughAR7, respectively. TheauxiliaryregistersandtheARPcanbeloaded
from data memory, the ACC, the product register, or by an immediate operand defined in the instruction. The
contents of these registers also can be stored in data memory or used as inputs to the CALU.
The auxiliary register file (AR0–AR7) is connected to the ARAU. The ARAU can autoindex the current auxiliary
register while the data memory location is being addressed. Indexing either by ±1 or by the contents of the AR0
register can be performed. As a result, accessing tables of information does not require the CALU for address
manipulation; therefore, the CALU is free for other operations in parallel.
internal memory
The TMS320x24x devices are configured with the following memory modules:
Dual-access random-access memory (DARAM)
Flash
43
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
internal memory (continued)
dual-access RAM (DARAM)
There are 544 words × 16 bits of DARAM on the ’x243/’x241 device. The ’x243/’x241 DARAM allows writes to
and reads from the RAM in the same cycle. The DARAM is configured in three blocks: block 0 (B0), block 1 (B1),
and block 2 (B2). Block 1 contains 256 words and Block 2 contains 32 words, and both blocks are located only
in data memory space. Block 0 contains 256 words, and can be configured to reside in either data or program
memory space. The SETC CNF (configure B0 as data memory) and CLRC CNF (configure B0 as program
memory) instructions allow dynamic configuration of the memory maps through software.
When using on-chip RAM, or high-speed external memory, the ’x243/’x241 runs at full speed with no wait states.
The ability of the DARAM to allow two accesses to be performed in one cycle, coupled with the parallel nature
of the ’x243/’x241 architecture, enables the device to perform three concurrent memory accesses in any given
machine cycle. Externally, the READY line can be used to interface the ’x243/’x241 to slower, less expensive
external memory. Downloading programs from slow off-chip memory to on-chip RAM can speed processing
while cutting system costs.
flash EEPROM
Flash EEPROM provides an attractive alternative to masked program ROM. Like ROM, flash is nonvolatile.
However, it has the advantage of “in-target” reprogrammability. The ’F243/’F241 incorporates one 8K 16-bit
flash EEPROM module in program space. This type of memory expands the capabilities of the ’F243/’F241 in
the areas of prototyping, early field-testing, and single-chip applications.
Unlike most discrete flash memory, the ’F243/’F241 flash does not require a dedicated state machine, because
the algorithms for programming and erasing the flash are executed by the DSP core. This enables several
advantages, including: reduced chip size and sophisticated, adaptive algorithms. For production programming,
†
the IEEE Standard 1149.1 (JTAG) scan port provides easy access to the on-chip RAM for downloading the
algorithms and flash code. Other key features of the flash include zero-wait-state access rate and single 5-V
power supply. Before programming, the flash EEPROM module generates the necessary voltages internally,
making it unnecessary to provide the programming or erase voltages externally.
An erased bit in the flash is read as a logic 1, and a programmed bit is read as a logic 0. The flash requires a
block-erase of the entire 8K module; however, any combination of bits can be programmed. The following four
algorithms are required for flash operations: clear, erase, flash-write, and program. For an explanation of these
algorithmsandacompletedescriptionoftheflashEEPROM, seetheTMS320F20x/F24xDSPEmbeddedFlash
Memory Technical Reference (literature number SPRU282).
flash serial loader/utilities
The on-chip flash is shipped with a serial bootloader code programmed at the following addresses:
0000–00FFh. All other flash memory locations are in an erased state. The serial bootloader can be used to load
flash-programming algorithms or code to any destination RAM through the on-chip serial communications
interface (SCI). Refer to the TMS320F240 Serial Bootloader application note (located at ftp://www.ti.com/) to
understand on-chip flash programming using the serial bootloader code. (Choose /pub/tms320bbs/c24xfiles
at the main ftp directory to locate the f240boot.pdf file.) The latest TMS320F243/241 flash utilities should be
available at http://www.ti.com which is the external TI web site.
†
IEEE Standard 1149.1–1990, IEEE Standard Test Access Port.
44
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
peripherals
The integrated peripherals of the TMS320x24x are described in the following subsections:
External memory interface (’F243 only)
Event-manager (EV2) module
Analog-to-digital converter (ADC) module
Serial peripheral interface (SPI) module
Serial communications interface (SCI) module
Controller area network (CAN) module
Watchdog (WD) timer module
external memory interface (’F243 only)
The TMS320F243 can address up to 64K × 16 words of memory (or registers) in each of the program, data,
and I/O spaces. On-chip memory, when enabled, occupies some of this off-chip range. In data space, the high
32K words can be mapped dynamically either locally or globally using the global memory allocation register
(GREG) as described in the TMS320C241/C242/C243 DSP Controllers CPU, System, Instruction Set, and
Peripherals Reference Guide (literature number SPRU276). Access to a data-memory location, that is mapped
as global, asserts the BR pin low.
The CPU of the TMS320F243 schedules a program fetch, data read, and data write on the same machine cycle.
This is because from on-chip memory, the CPU can execute all three of these operations in the same cycle.
However, the external interface multiplexes the internal buses to one address and one data bus. The external
interface sequences these operations to complete first the data write, then the data read, and finally the program
read.
The ’F243 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces
provide interface to memory and I/O, thereby maximizing system throughput. The full 16-bit address and data
bus, along with the PS, DS, and IS space-select signals, allow addressing of 64K 16-bit words in program, data,
and I/O space. Since on-chip peripheral registers occupy positions of data-memory space, the externally
addressable data-memory space is 32K 16-bit words.
I/O design is simplified by having I/O treated the same way as memory. I/O devices are accessed in the I/O
address space using the processor’s external address and data buses in the same manner as memory-mapped
devices.
The ’F243 external parallel interface provides various control signals to facilitate interfacing to the device. The
R/W output signal is provided to indicate whether the current cycle is a read or a write. The STRB output signal
provides a timing reference for all external cycles. For convenience, the device also provides the RD and the
WE output signals, which indicate a read and a write cycle, respectively, along with timing information for those
cycles. The availability of these signals minimizes external gating necessary for interfacing external devices to
the ’F243.
The bus request (BR) signal is used in conjunction with other ’F243 interface signals to arbitrate external global
memory accesses. Global memory is external data memory space in which the BR signal is asserted at the
beginning of the access. When an external global memory device receives the bus request, it responds by
asserting the READY signal after the global memory access is arbitrated and the global access is completed.
The TMS320F243 supports zero-wait-state reads on the external interface. However, to avoid bus conflicts,
writes take two cycles. This allows the TMS320F243 to buffer the transition of the data bus from input to output
(or output to input) by a half cycle. In most systems, TMS320F243 ratio of reads to writes is significantly large
to minimize the overhead of the extra cycle on writes.
45
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external memory interface (’F243 only) (continued)
Wait states can be generated when accessing slower external resources. The wait states operate on
machine-cycle boundaries and are initiated either by using the READY pin or using the software wait-state
generator. READY pin can be used to generate any number of wait states. When using the READY pin to
communicate with slower devices, the ’F243 processor waits until the slower device completes its function and
signals the processor by way of the READY line. Once a ready indication is provided back to the ’F243 from
the external device, execution continues. For external wait states using the READY pin, the on-chip wait-state
generator must be programmed to generate at least one wait state.
wait-state generation (’F243 only)
Wait-state generation is incorporated in the ’F243 without any external hardware for interfacing the ’F243 with
slower off-chip memory and I/O devices. Adding wait states lengthens the time the CPU waits for external
memory or an external I/O port to respond when the CPU reads from or writes to that external memory or I/O
port. Specifically, the CPU waits one extra cycle (one CLKOUT cycle) for every wait state. The wait states
operate on CLKOUT cycle boundaries.
To avoid bus conflicts, writes from the ’F243 always take at least two CLKOUT cycles. The ’F243 offers two
options for generating wait states:
READYSignal. WiththeREADYsignal, youcanexternallygenerateanynumberofwaitstates. TheREADY
pin has no effect on accesses to internal memory.
On-Chip Wait-State Generator. With this generator, you can generate zero to seven wait states.
generating wait states with the READY signal
When the READY signal is low, the ’F243 waits one CLKOUT cycle and then checks READY again. The ’F243
will not continue executing until the READY signal is driven high; therefore, if the READY signal is not used, it
should be pulled high.
The READY pin can be used to generate any number of wait states. However, when the ’F243 operates at full
speed, it may not respond fast enough to provide a READY-based wait state for the first cycle. For extended
wait states using external READY logic, the on-chip wait-state generator should be programmed to generate
at least one wait state.
generating wait states with the ’F243 on-chip software wait-state generator
The software wait-state generator can be programmed to generate zero to seven wait states for a given off-chip
memory space (program, data, or I/O), regardless of the state of the READY signal. These zero to seven wait
states are controlled by the wait-state generator register (WSGR) (I/O FFFFh). For more detailed information
on the WSGR and associated bit functions, refer to the TMS320C241/C242/C243 DSP Controllers CPU,
System, Instructio2n Set, and Peripherals Reference Guide (literature number SPRU276).
46
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
event-manager (EV2) module
The event-manager module includes general-purpose (GP) timers, full compare/PWM units, capture units, and
quadrature-encoder pulse (QEP) circuits. Figure 10 shows the functions of the event manager.
DSP Core
Data Bus
16
ADDR Bus RESET
INT2, 3, 4
3
16
TCLKIN
TDIR
16
2
EV Control Registers
and Control Logic
ADC Start
Internal Clock
16
T1PWM
Output
Logic
GP Timer 1 Compare
16
16
GP Timer 1
16
PWM1
PWM6
SVPWM
State
Machine
16
3
3
3
3
Output
Logic
Deadband
Units
Full Compare Units
16
16
16
Output
Logic
T2PWM
GP Timer 2 Compare
To Control Logic
GP Timer 2
16
Dir
Clock
QEP
Circuit
MUX
16
CAP1/QEP0
CAP2/QEP1
2
2
2
16
Capture Units
CAP3
16
Figure 10. Event-Manager Block Diagram
47
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
general-purpose (GP) timers
There are two GP timers on the TMS320x24x. The GP timer x (for x = 1 or 2) includes:
A 16-bit timer, up-/down-counter, TxCNT, for reads or writes
A 16-bit timer-compare register, TxCMPR (double-buffered with shadow register), for reads or writes
A 16-bit timer-period register, TxPR (double-buffered with shadow register), for reads or writes
A 16-bit timer-control register,TxCON, for reads or writes
Selectable internal or external input clocks
A programmable prescaler for internal or external clock inputs
Control and interrupt logic, for four maskable interrupts: underflow, overflow, timer compare, and period
interrupts
A selectable direction input pin (TDIR) (to count up or down when directional up-/down-count mode is
selected)
The GP timers can be operated independently or synchronized with each other. The compare register
associated with each GP timer can be used for compare function and PWM-waveform generation. There are
three continuous modes of operations for each GP timer in up- or up/down-counting operations. Internal or
external input clocks with programmable prescaler is used for each GP timer. GP timers also provide the time
base for the other event-manager submodules: GP timer 1 for all the compares and PWM circuits, GP timer 2/1
for the capture units and the quadrature-pulse counting operations.
Double-buffering of the period and compare registers allows programmable change of the timer (PWM) period
and the compare/PWM pulse width as needed.
full-compare units
There are three full-compare units on TMS320x24x. These compare units use GP timer1 as the time base and
generate six outputs for compare and PWM-waveform generation using programmable deadband circuit. The
state of each of the six outputs is configured independently. The compare registers of the compare units are
double-buffered, allowing programmable change of the compare/PWM pulse widths as needed.
programmable deadband generator
The deadband generator circuit includes three 8-bit counters and an 8-bit compare register. Desired deadband
values (from 0 to 24 s) can be programmed into the compare register for the outputs of the three compare units.
The deadband generation can be enabled/disabled for each compare unit output individually. The
deadband-generator circuit produces two outputs (with or without deadband zone) for each compare unit output
signal. The output states of the deadband generator are configurable and changeable as needed by way of the
double-buffered ACTR register.
PWM waveform generation
Up to 8 PWM waveforms (outputs) can be generated simultaneously by TMS320x24x: three independent pairs
(six outputs) by the three full-compare units with programmable deadbands, and two independent PWMs by
the GP-timer compares.
48
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
PWM characteristics
Characteristics of the PWMs are as follows:
16-bit registers
Programmable deadband for the PWM output pairs, from 0 to 24 s
Minimum deadband width of 50 ns
Change of the PWM carrier frequency for PWM frequency wobbling as needed
Change of the PWM pulse widths within and after each PWM period as needed
External-maskable power and drive-protection interrupts
Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-space
vector PWM waveforms
Minimized CPU overhead using auto-reload of the compare and period registers
capture unit
The capture unit provides a logging function for different events or transitions. The values of the GP timer 2
counter are captured and stored in the two-level FIFO stacks when selected transitions are detected on capture
input pins, CAPx for x = 1, 2, or 3. The capture unit of the TMS320x24x consists of three capture circuits.
Capture units include the following features:
–
–
–
–
–
One 16-bit capture control register, CAPCON (R/W)
One 16-bit capture FIFO status register, CAPFIFO (8 MSBs are read-only, 8 LSBs are write-only)
Selection of GP timer 2 as the time base
Three 16-bit 2-level-deep FIFO stacks, one for each capture unit
Three Schmitt-triggered capture input pins CAP1, CAP2, and CAP3, one input pin per each capture
unit. [All inputs are synchronized with the device (CPU) clock. In order for a transition to be captured, the
input must hold at its current level to meet two rising edges of the device clock. The input pins CAP1 and
CAP2 can also be used as QEP inputs to the QEP circuit.]
–
–
User-specified transition (rising edge, falling edge, or both edges) detection
Three maskable interrupt flags, one for each capture unit
quadrature-encoder pulse (QEP) circuit
Two capture inputs (CAP1 and CAP2) can be used to interface the on-chip QEP circuit with a quadrature
encoder pulse. Full synchronization of these inputs is performed on-chip. Direction or leading-quadrature pulse
sequence is detected, and GP timer 2 is incremented or decremented by the rising and falling edges of the two
input signals (four times the frequency of either input pulse).
49
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
analog-to-digital converter (ADC) module
A simplified functional block diagram of the ADC module is shown in Figure 11. The ADC module consists of
a 10-bit ADC with a built-in sample-and-hold (S/H) circuit. A total of 8 analog input channels is available on the
’F243/’F241. Eightanaloginputsareprovidedbywayofan8-to-1analogmultiplexer. Maximumtotalconversion
time for each ADC unit is 1 s. Reference voltage for the ADC module is 0–5 V and is supplied externally.
Functions of the ADC module include:
The ADC unit can perform single or continuous S/H and conversion operations. When in continuous
conversion mode, the ADC generates two results every 1700 ns (with a 20-MHz clock and a prescale factor
of 1). These two results can be two separate analog inputs.
Two 2-level-deep FIFO result registers
Conversion can be started by software, an external signal transition on a device pin (ADCSOC), or by
certain event manager events.
The ADC control register is double-buffered (with a shadow register) and can be written to at any time. A
new conversion can start either immediately or when the previous conversion process is completed.
In single-conversion mode, at the end of each conversion, an interrupt flag is set and the peripheral interrupt
request (PIRQ) is generated if it is unmasked/enabled.
The result of previous conversions stored in data registers will be lost when a third result is stored in the
2-level-deep data FIFO.
A/D overview
The “pseudo” dual ADC is based around a 10-bit string/capacitor converter with the switched capacitor string
providing an inherent S/H function. (Note: There is only one converter with only one inherent S/H circuit.) This
peripheral behaves as though there are two analog converters, ADC #1 and ADC #2, but in fact, it uses only
one converter. This feature makes the A/D software compatible with the C240’s A/D and also allows two values
(e.g., voltage and current) to be converted almost simultaneoulsy with one conversion request. V
and V
CCA
SSA
pins must be connected to 5 V and analog ground, respectively. Standard isolation techniques must be used
while applying power to the ADC module.
The ADC module, shown in Figure 11, has the following features:
Up to 8 analog inputs, ADCIN00–ADCIN07. The results from converting the inputs ADCIN00–ADCIN07 are
placed in one of the ADCFIFO results registers (see Table 16). The digital value of the input analog voltage
is derived by:
Input Analog Voltage
Digital Value
1024
VREFHI VREFLO
Almost simultaneous measurement of two analog inputs, 1700 ns apart
Single conversion and continuous conversion modes
Conversion can be started by software, an internal event, and/or an external event.
V
and V
(high- and low-voltage) reference inputs
REFLO
REFHI
Two-level-deep digital result registers that contain the digital vaules of completed conversions
Two programmable ADC module control registers (see Table 16)
Programmable clock prescaler
Interrupt or polled operation
50
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
A/D overview (continued)
Data Reg. 1
2-Level-Deep
FIFO
(ADCFIFO1)
Control
Registers
Control
Logic
Analog
ADCIN00
Switch
Data Reg. 2
2-Level-Deep
FIFO
(ADCFIFO2)
Program
Clock
Prescaler
Analog
Switch
ADCIN01
ADCIN02
Start
Timing
and
Control
Logic
EOC
OUT[9:0]
ADC
CLK
Analog
Switch
Successive
Approximation
Register
ADC
MACRO
VRT
VRB
5-Bit
Resistor
String
5-Bit
Capacitor
Array
Comparator
Analog
Switch
ADCIN07
V
V
SSA
CCA
AIN
V
V
REFHI REFLO
Figure 11. ’F243/’F241 Pseudo Dual Analog-to-Digital Converter (ADC) Module
Table 16. Addresses of ADC Registers
ADDRESS OFFSET
7032h
NAME
DESCRIPTION
ADCTRL1
ADCTRL2
ADC Control Register 1
ADC Control Register 2
7034h
ADC 2-Level-Deep Data Register FIFO for
Pseudo ADC #1
7036h
7038h
ADCFIFO1
ADCFIFO2
ADC 2-Level-Deep Data Register FIFO for
Pseudo ADC #2
51
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
shadowed bits
Many of the control register bits are described as “shadowed”. This means that changing the value of one of
these bits does not take effect until the current conversion is complete.
serial peripheral interface (SPI) module
The ’F243/’F241 devices include the four-pin serial peripheral interface (SPI) module. The SPI is a high-speed
synchronousserialI/Oportthatallowsaserialbitstreamofprogrammedlength(onetosixteenbits)tobeshifted
into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications
between the DSP controller and external peripherals or another processor. Typical applications include external
I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multidevice
communications are supported by the master/slave operation of the SPI.
The SPI module features include the following:
Four external pins:
–
–
–
–
SPISOMI: SPI slave-output/master-input pin
SPISIMO: SPI slave-input/master-output pin
SPISTE: SPI slave transmit-enable pin
SPICLK: SPI serial-clock pin
NOTE: All these four pins can be used as GPIO, if the SPI module is not used.
Two operational modes: master and slave
Baud rate: 125 different programmable rates/5 Mbps at 20-MHz CPUCLK
Data word length: one to sixteen data bits
Four clocking schemes controlled by clock polarity and clock phase bits include:
–
–
–
–
Falling edge without phase delay: SPICLK active high. SPI transmits data on the falling edge of the
SPICLK signal and receives data on the rising edge of the SPICLK signal.
Falling edge with phase delay: SPICLK active high. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge without phase delay: SPICLK inactive low. SPI transmits data on the rising edge of the
SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge with phase delay: SPICLK inactive low. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
Simultaneous receive and transmit operation (transmit function can be disabled in software)
Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
Eleven SPI module control registers: Located in control register frame beginning at address 7040h.
NOTE: All registers in this module are 16-bit registers that are connected to the 16-bit peripheral bus. When a register is accessed, the register
data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.
Figure 12 is a block diagram of the SPI in slave mode.
52
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
serial peripheral interface (SPI) module (continued)
SPIRXBUF.15–0
Overrun
INT ENA
Receiver
Overrun
SPIRXBUF
SPI Priority
0
Buffer Register
SPISTS.7
Level 1
INT
Level 6
INT
SPIPRI.6
To CPU
SPICTL.4
SPITXBUF.15–0
1
16
SPITXBUF
SPI INT
ENA
Buffer Register
External
Connections
SPI INT FLAG
SPISTS.6
16
SPICTL.0
SW1
M
M
SPIDAT
S
M
S
Data Register
S
SPISIMO
SPISOMI
M
SPIDAT.15–0
SW2
S
Talk
SPICTL.1
†
SPISTE
State Control
Master/Slave
SPICTL.2
SPICCR.3–0
SPI Char
S
3
2
1
0
SW3
Clock
Polarity
Clock
Phase
M
S
SPI Bit Rate
SPIBRR.6–0
SPICCR.6
SPICTL.3
SPICLK
CPUCLK
6
M
5
4
3
2
1
0
NOTE A: The diagram is shown in the slave mode.
†
The SPISTE pin is shown as being disabled, meaning that data cannot be transmitted in this mode. Note that SW1, SW2, and SW3 are closed
in this configuration.
Figure 12. Four-Pin Serial Peripheral Interface Module Block Diagram
53
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
serial communications interface (SCI) module
The ’F243/’F241 devices include a serial communications interface (SCI) module. The SCI module supports
digital communications between the CPU and other asynchronous peripherals that use the standard
non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own
separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex
mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing
errors. The bit rate is programmable to over 65000 different speeds through a 16-bit baud-select register.
Features of the SCI module include:
Two external pins
–
–
SCITXD: SCI transmit-output pin
SCIRXD: SCI receive-input pin
NOTE: Both pins can be used as GPIO if not used for SCI.
Baud rate programmable to 64K different rates
–
Up to 1250 Kbps at 20-MHz CPUCLK
Data word format
–
–
–
–
One start bit
Data word length programmable from one to eight bits
Optional even/odd/no parity bit
One or two stop bits
Four error-detection flags: parity, overrun, framing, and break detection
Two wake-up multiprocessor modes: idle-line and address bit
Half- or full-duplex operation
Double-buffered receive and transmit functions
Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with
status flags.
–
Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and
TX EMPTY flag (transmitter-shift register is empty)
–
Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag
(break condition occurred), and RX ERROR (monitoring four interrupt conditions)
Separate enable bits for transmitter and receiver interrupts (except BRKDT)
NRZ (non-return-to-zero) format
Ten SCI module control registers located in the control register frame beginning at address 7050h
NOTE: All registers in this module are 8-bit registers that are connected to the 16-bit peripheral bus. When a register is accessed, the register
data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.
Figure 13 shows the SCI module block diagram.
54
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
serial communications interface (SCI) module (continued)
SCI TX Interrupt
SCITXBUF.7–0
TXWAKE
TXRDY
TX INT ENA
TXINT
Transmitter-Data
Buffer Register
Frame Format and Mode
SCICTL1.3
1
External
SCICTL2.7
Connections
SCICTL2.0
Parity
TX EMPTY
SCICTL2.6
8
Even/Odd Enable
SCICCR.6 SCICCR.5
WUT
TXENA
TXSHF
Register
SCITXD
SCITXD
SCICTL1.1
SCIHBAUD. 15–8
SCI Priority Level
1
Baud Rate
MSbyte
Register
Level 2 Int.
0
Level 1 Int.
CLOCK
SCI TX
SYSCLK
SCILBAUD. 7–0
Priority
SCICTL1.4
SCIPRI.6
Baud Rate
LSbyte
Register
1
Level 2 Int.
0
Level 1 Int.
SCI RX
Priority
SCIPRI.5
SCIRXD
RXSHF
Register
SCIRXD
RXWAKE
SCIRXST.1
RXENA
RX ERR INT ENA
SCICTL1.0
SCICTL1.6
SCI RX Interrupt
8
RXRDY
RX/BK INT ENA
Receiver-Data
Buffer
SCIRXST.6
RX Error
Register
SCICTL2.1
BRKDT
SCIRXST.5
SCIRXBUF.7–0
SCIRXST.7 SCIRXST.4–2
RX Error FE OE PE
Figure 13. Serial Communications Interface (SCI) Module Block Diagram
55
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
controller area network (CAN) module
The CAN module is a 16-bit peripheral. The accesses are split into the control/status registers and accesses
to the mailbox RAM.
CAN peripheral registers: The CPU can access the CAN peripheral registers only using 16-bit write accesses.
The CAN peripheral always presents full 16-bit data to the CPU bus during read cycles.
The CAN module is a full-CAN controller designed as a 16-bit peripheral module and supports the following
features:
CAN specification 2.0B (active)
–
–
Standard data and remote frames
Extended data and remote frames
Six mailboxes for objects of 0- to 8-byte data length
–
–
Two receive mailboxes, two transmit mailboxes
Two configurable transmit/receive mailboxes
Local acceptance mask registers for mailboxes 0 and 1 and mailboxes 2 and 3
Configurable standard or extended message identifier
Programmable global mask for objects 1 and 2 and one for object 3 and 4
Configurable standard or extended message identifier
–
–
Programmable bit rate
Programmable interrupt scheme
Readable error counters
Self-test mode
In this mode, the CAN module operates in a loop-back fashion, receiving its own transmitted message.
CAN memory map
Table 17 and Table 18 show the register and mailbox locations in the CAN module.
56
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
CAN memory map (continued)
†
Table 17. Register Addresses
ADDRESS
NAME
DESCRIPTION
OFFSET
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
MDER
TCR
Mailbox Direction/Enable Register (bits 7 to 0)
Transmission Control Register (bits 15 to 0)
RCR
Receive Control Register (bits 15 to 0)
MCR
Master Control Register (bits 13 to 6, 1, 0)
BCR2
Bit Configuration Register 2 (bits 7 to 0)
BCR1
Bit Configuration Register 1 (bits 10 to 0)
ESR
Error Status Register (bits 8 to 0)
GSR
Global Status Register (bits 5 to 0)
CEC
Transmit and Receive Error Counters (bits 15 to 0)
Interrupt Flag Register (bits 13 to 8, 6 to 0)
CAN_IFR
CAN_IMR
LAM0_H
LAM0_L
LAM1_H
LAM1_L
Reserved
Interrupt Mask Register (bits 15, 13 to 0)
Local Acceptance Mask Mailbox 0 and 1 (bits 31, 28 to 16)
Local Acceptance Mask Mailbox 0 and 1 (bits 15 to 0)
Local Acceptance Mask Mailbox 2 and 3 (bits 31, 28 to 16)
Local Acceptance Mask Mailbox 2 and 3 (bits 15 to 0)
Accesses assert the CAADDRx signal from the CAN peripheral (which asserts an Illegal Address error)
†
Allunimplementedregisterbitsarereadaszero, writeshavenoeffect. Registerbitsareinitializedtozero, unlessotherwisestatedinthedefinition.
The mailboxes are situated in one 24 x 32 RAM with 16-bit access. It can be written to or read by the CPU or
the CAN. The CAN write or read access, as well as the CPU read access, needs one clock cycle. The CPU write
access needs two clock cycles. In these two clock cycles, the CAN performs a read-modify-write cycle and,
therefore, inserts one wait state for the CPU.
Address bit 0 of the address bus used when accessing the RAM decides if the lower (0) or the higher (1)
16-bit word of the 32-bit word is taken. The RAM location is determined by the upper bits 5 to 1 of the address
bus.
The enable signals for the RAM (EZ and GZ) are always active low.
Table 18 shows the mailbox locations in RAM. One half-word has 16 bits.
57
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
CAN memory map (continued)
†
Table 18. Mailbox Addresses
ADDRESS
OFFSET [5:0]
DESCRIPTION
UPPER HALF-WORD ADDRESS BIT 0 = 1
DESCRIPTION
LOWER HALF-WORD ADDRESS BIT 0 = 0
NAME
00h
02h
MSGID0
Message ID for mailbox 0
Unused
Message ID for mailbox 0
MSGCTRL0
RTR and DLC (bits 4 to 0)
Databyte 0, Databyte 1 (DBO = 1)
Databyte 3, Databyte 2 (DBO = 0)
Databyte 4, Databyte 5 (DBO = 1)
Databyte 7, Databyte 6 (DBO = 0)
Message ID for mailbox 1
Unused
Databyte 2, Databyte 3 (DBO = 1)
Databyte 1, Databyte 0 (DBO = 0)
Databyte 6, Databyte 7 (DBO = 1)
Databyte 5, Databyte 4 (DBO = 0)
Message ID for mailbox 1
04h
06h
Datalow0
Datahigh0
08h
0Ah
MSGID1
MSGCTRL1
RTR and DLC (bits 4 to 0)
Databyte 0, Databyte 1 (DBO = 1)
Databyte 3, Databyte 2 (DBO = 0)
Databyte 4, Databyte 5 (DBO = 1)
...
Databyte 2, Databyte 3 (DBO = 1)
Databyte 1, Databyte 0 (DBO = 0)
Databyte 6, Databyte 7 (DBO = 1)
...
0Ch
Datalow1
0Eh
...
Datahigh1
...
28h
2Ah
MSGID5
MSGCTRL5
Message ID for mailbox 5
Unused
Message ID for mailbox 5
RTR and DLC (bits 4 to 0)
Databyte 0, Databyte 1 (DBO = 1)
Databyte 3, Databyte 2 (DBO = 0)
Databyte 4, Databyte 5 (DBO = 1)
Databyte 7, Databyte 6 (DBO = 0)
Databyte 2, Databyte 3 (DBO = 1)
Databyte 3, Databyte 2 (DBO = 0)
Databyte 6, Databyte 7 (DBO = 1)
Databyte 5, Databyte 4 (DBO = 0)
2Ch
2Eh
Datalow5
Datahigh5
†
The DBO (Data Byte Order) bit is located in the MCR register and is used to define the order in which the data bytes are stored in the mailbox
when received and the order in which the data bytes are transmitted. Byte 0 is the first byte in the message and Byte 7 is the last one as shown
in the CAN message.
CAN interrupt logic
There are two interrupt requests from the CAN module to the Peripheral Interrupt Expansion (PIE) controller:
the Mailbox Interrupt and the Error Interrupt. Both interrupts can assert either a high-priority request or a
low-priority request to the CPU. The following events can initiate an interrupt:
Transmission Interrupt
A message was transmitted or received successfully—asserts the Mailbox Interrupt.
Abort Acknowledge Interrupt
A send transmission was aborted—asserts the Error Interrupt.
Write Denied Interrupt
The CPU tried to write to a mailbox but was not allowed to—asserts the Error Interrupt.
Wakeup Interrupt
After wakeup, this interrupt is generated—asserts the Error Interrupt, even when clocks are not running.
Receive Message Lost Interrupt
An old message was overwritten by a new one—asserts the Error Interrupt.
Bus-Off Interrupt
The CAN module enters the bus-off state—asserts the Error Interrupt.
Error Passive Interrupt
The CAN module enters the error passive mode—asserts the Error Interrupt.
Warning Level Interrupt
One or both of the error counters is greater than or equal to 96—asserts the Error Interrupt.
58
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
CAN configuration mode
Normal Mode
(CCR = 0)
(CCE = 0)
Configuration Mode
Requested
(CCR = 1)
(CCE = 0)
Wait for Configuration
Mode
(CCR = 1)
(CCE = 0)
CCE = 0
Configuration Mode
Active
(CCR = 1)
(CCE = 1)
Changing of Bit Timing
Parameters Enabled
Normal Mode
Requested
(CCR = 0)
(CCE = 1)
Wait for Normal Mode
(CCR = 0)
(CCE = 1)
CCE = 1
Figure 14. CAN Initialization
59
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
CAN configuration mode (continued)
The CAN module must be initialized before activation. This is only possible if the module is in configuration
mode. The configuration mode is set by programming the CCR bit of the MCR register with “1”. Only if the status
bit CCE (GSR.4) confirms the request by getting “1”, the initialization can be performed. Afterwards, the bit
configuration registers can be written. The module is activated again by programming the control bit CCR with
zero. After a hardware reset, the configuration mode is active.
CAN power-down mode (PDM)
The CAN peripheral’s own low-power mode must be requested before a device low-power mode is entered by
executing the IDLE instruction, if the device low-power mode is going to shut off the peripheral clocks.
Before the CPU enters its IDLE mode to enter the device low-power mode to potentially shut off ALL device
clocks, it must first request a CAN peripheral power-down by writing a “1” to the PDR bit in MCR. If the module
is transmitting a message when PDR is set, the transmission is continued until a successful transmission, a lost
arbitration, or an error condition on the CAN bus line occurs. Then, the PDA is asserted. Therefore, the module
causes no error condition on the CAN bus line. When the module is ready to enter power-down mode, the status
bit PDA is set. The CPU must then poll the PDA bit in GSR, and only enter IDLE after PDA is set.
On exiting the power-down mode, the PDR flag in the MCR must be cleared by software or is cleared
automatically if the WUBA bit in MCR is set and if there is any bus activity on the CAN bus line. When detecting
a dominant signal on the CAN bus, the wakeup interrupt flag WUIF (CAN_IFR.3) is asserted. The power-down
mode is exited as soon as the clock is switched on. There is no internal filtering for the CAN bus line.
The automatic wakeup on bus activity can be enabled or disabled by setting the configuration bit WUBA
(MCR.9). If there is any activity on the CAN bus line, the module begins its power up sequence. The module
waits until detecting 11 consecutive recessive bits on the CANRX pin and goes to bus active afterwards. The
first message, which initiates the bus activity, cannot be received.
When WUBA is enabled, the error interrupt WUIF is asserted automatically to the PIE controller, which handles
it as a wakeup interrupt and restart the device clocks if they are stopped.
After leaving the sleep mode with a wakeup, the PDR and PDA bits (MCR.11 and GSR.3, respectively) are
cleared. The CAN error counters remain unchanged.
watchdog (WD) timer module
The ’F243/’F241 devices include a watchdog (WD) timer module. The WD function of this module monitors
software and hardware operation by generating a system reset if it is not periodically serviced by software by
having the correct key written. The WD timer operates independently of the CPU and is always enabled. It does
not need any CPU initialization to function. When a system reset occurs, the WD timer defaults to the fastest
WD timer rate available (6.55 ms for a 39062.5-Hz WDCLK signal). As soon as reset is released internally, the
CPUstarts executing code, and the WD timer begins incrementing. This means that, to avoid a premature reset,
WD setup should occur early in the power-up sequence. See Figure 15 for a block diagram of the WD module.
The WD module features include the following:
WD Timer
–
–
Seven different WD overflow rates ranging from 6.55 ms to 1 s
A WD-reset key (WDKEY) register that clears the WD counter when a correct value is written, and
generates a system reset if an incorrect value is written to the register
–
WD check bits that initiate a system reset if an incorrect value is written to the WD control register
(WDCR)
Automatic activation of the WD timer, once system reset is released
–
Three WD control registers located in control register frame beginning at address 7020h.
NOTE: All registers in this module are 8-bit registers. When a register is accessed, the register data is in the lower byte, the upper byte is read
as zeros. Writing to the upper byte has no effect.
Figure 15 shows the WD block diagram. Table 19 shows the different WD overflow (timeout) selections.
60
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
watchdog (WD) timer module (continued)
6-Bit
Free-
Running
Counter
/64
/32
/16
/8
WDCLK
/4
/2
System
Reset
CLR
000
001
010
011
100
101
WDPS
WDCR.2–0
2
1 0
110
111
WDCR.6
WDDIS
WDCNTR.7–0
WDFLAG
8-Bit Watchdog
Counter
WDCR.7
Reset Flag
One-Cycle
Delay
PS/257
CLR
WDKEY.7–0
System
Reset
Request
Bad Key
Watchdog
Reset Key
Register
55 + AA
Detector
Good Key
WDCHK2–0
†
WDCR.5–3
Bad WDCR Key
3
3
System Reset
1
0 1
(Constant
Value)
†
Writing to bits WDCR.5–3 with anything but the correct pattern (101) generates a system reset.
Figure 15. Block Diagram of the WD Module
61
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
watchdog (WD) timer module (continued)
Table 19. WD Overflow (Timeout) Selections
†
39.0625-kHz WDCLK
WD PRESCALE SELECT BITS
WDPS1
WDCLK DIVIDER
MINIMUM
WDPS2
WDPS0
FREQUENCY (Hz)
OVERFLOW (ms)
‡
0
0
0
1
1
1
1
0
1
1
0
0
1
1
X
1
2
152.59
76.29
38.15
19.07
9.54
6.55
13.11
0
1
0
1
0
1
4
26.21
52.43
104.86
209.72
419.43
8
16
32
64
4.77
2.38
†
‡
Generated by 5-MHz clock
X = Don’t care
scan-based emulation
TMS320x2xx devices incorporate scan-based emulation logic for code-development and
hardware-development support. Scan-based emulation allows the emulator to control the processor in the
system without the use of intrusive cables to the full pinout of the device. The scan-based emulator
communicates with the ’x2xx by way of the IEEE 1149.1-compatible (JTAG) interface. The ’F243 and ’F241
DSPs, like the TMS320F206, TMS320C203, and TMS320LC203, do not include boundary scan. The scan
chain of these devices is useful for emulation function only.
TMS320x24x instruction set
The ’x24x microprocessor implements a comprehensive instruction set that supports both numeric-intensive
signal-processing operations and general-purpose applications, such as multiprocessing and high-speed
control. Source code for the ’C1x and ’C2x DSPs is upwardly compatible with the ’x243/’x241 devices.
For maximum throughput, the next instruction is prefetched while the current one is being executed. Because
the same data lines are used to communicate to external data, program, or I/O space, the number of cycles an
instruction requires to execute varies, depending upon whether the next data operand fetch is from internal or
external memory. Highest throughput is achieved by maintaining data memory on chip and using either internal
or fast external program memory.
addressing modes
The TMS320x24x instruction set provides four basic memory-addressing modes: direct, indirect, immediate,
and register.
In direct addressing, the instruction word contains the lower seven bits of the data memory address. This field
is concatenated with the nine bits of the data memory page pointer (DP) to form the 16-bit data memory address.
Therefore, in the direct-addressing mode, data memory is paged effectively with a total of 512 pages, each page
containing 128 words.
Indirectaddressingaccessesdatamemorythroughtheauxiliaryregisters. Inthisaddressingmode, theaddress
of the instruction operand is contained in the currently selected auxiliary register. Eight auxiliary registers
(AR0–AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the auxiliary
register pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.
62
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
addressing modes (continued)
There are seven types of indirect addressing: autoincrement or autodecrement, postindexing by adding or
subtracting the contents of AR0, single-indirect addressing with no increment or decrement, and bit-reversed
addressing [used in Fast Fourier Transforms (FFTs)] with increment or decrement. All operations are performed
on the current auxiliary register in the same cycle as the original instruction, following which the current auxiliary
register and ARP can be modified.
In immediate addressing, the actual operand data is provided in a portion of the instruction word or words. There
are two types of immediate addressing: long and short. In short-immediate addressing, the data is contained
in a portion of the bits in a single-word instruction. In long-immediate addressing, the data is contained in the
second word of a two-word instruction. The immediate-addressing mode is useful for data that does not need
to be stored or used more than once during the course of program execution (for example, initialization values
or constants).
The register-addressing mode uses operands in CPU registers either explicitly, such as with a direct reference
to a specific register, or implicitly, with instructions that intrinsically reference certain registers. In either case,
operand reference is simplified because 16-bit values can be used without specifying a full 16-bit operand
address or immediate value.
repeat feature
The repeat function can be used with instructions (as defined in Table 21) such as multiply/accumulates (MAC
and MACD), block moves (BLDD and BLPD), I/O transfers (IN/OUT), and table read/writes (TBLR/TBLW).
These instructions, although normally multicycle, are pipelined when the repeat feature is used, and they
effectively become single-cycle instructions. For example, the table-read instruction can take three or more
cycles to execute, but when the instruction is repeated, a table location can be read every cycle.
The repeat counter (RPTC) is loaded with the addressed data memory location if direct or indirect addressing
is used, and with an 8-bit immediate value if short-immediate addressing is used. The internal RPTC register
is loaded by the RPT instruction. This results in a maximum of N + 1 executions of a given instruction. RPTC
is cleared by reset. Once a repeat instruction (RPT) is decoded, all interrupts, including NMI (but excluding
reset), are masked until the completion of the repeat loop.
instruction set summary
This section summarizes the operation codes (opcodes) of the instruction set for the ’x24x digital signal
processors. This instruction set is a superset of the ’C1x and ’C2x instruction sets. The instructions are arranged
according to function and are alphabetized by mnemonic within each category. The symbols in Table 20 are
used in the instruction set summary table (Table 21). The TI ’C2xx assembler accepts ’C2x instructions.
The number of words that an instruction occupies in program memory is specified in column 3 of Table 22.
Several instructions specify two values separated by a slash mark (/) for the number of words. In these cases,
different forms of the instruction occupy a different number of words. For example, the ADD instruction occupies
one word when the operand is a short-immediate value or two words if the operand is a long-immediate value.
The number of cycles that an instruction requires to execute is also in column 3 of Table 22. All instructions are
assumed to be executed from internal program memory (RAM) and internal data dual-access memory. The
cycle timings are for single-instruction execution, not for repeat mode.
63
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
instruction set summary (continued)
Table 20. TMS320x24x Opcode Symbols
SYMBOL
DESCRIPTION
A
Address
ACC
Accumulator
ACCB
ARx
Accumulator buffer
Auxiliary register value (0–7)
BITx
4-bit field that specifies which bit to test for the BIT instruction
Block-move address register
Dynamic bit-manipulation register
Addressing-mode bit
BMAR
DBMR
I
II...II
Immediate operand value
Interrupt-mode flag bit
Interrupt vector number
Constant
INTM
INTR#
K
PREG
PROG
RPTC
SHF, SHFT
TC
Product register
Program memory
Repeat counter
3/4-bit shift value
Test-control bit
Two bits used by the conditional execution instructions to represent the conditions TC, NTC, and BIO.
T P Meaning
0 0
0 1
1 0
1 1
BIO low
TC=1
TC=0
T P
None of the above conditions
TREGn
Temporary register n (n = 0, 1, or 2)
4-bit field representing the following conditions:
Z:
L:
V:
C:
ACC = 0
ACC < 0
Overflow
Carry
A conditional instruction contains two of these 4-bit fields. The 4-LSB field of the instruction is a 4-bit mask field. A 1 in the
corresponding mask bit indicates that the condition is being tested. The second 4-bit field (bits 4–7) indicates the state of
the conditions designated by the mask bits as being tested. For example, to test for ACC ≥ 0, the Z and L fields are set while
the V and C fields are not set. The next 4-bit field contains the state of the conditions to test. The Z field is set to indicate
testing of the condition ACC = 0, and the L field is reset to indicate testing of the condition ACC ≥ 0. The conditions possible
with these 8 bits are shown in the BCND and CC instructions. To determine if the conditions are met, the 4-LSB bit mask
is ANDed with the conditions. If any bits are set, the conditions are met.
Z L V C
64
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
instruction set summary (continued)
Table 21. TMS320x24x Instruction Set Summary
OPCODE
’x24x
MNEMONIC
WORDS/
CYCLES
DESCRIPTION
MSB
LSB
ABS
Absolute value of accumulator
Add to accumulator with shift
Add to high accumulator
1/1
1/1
1/1
1/1
2/2
1/1
1/1
1/1
1/1
1/1
1011
1110
0000
0000
0010 SHFT IADD RESS
0110
1011
1011
0110
0110
0110
0111
0110
1011
0001 IADD RESS
1000 KKKK KKKK
ADD
Add to accumulator short immediate
Add to accumulator long immediate with shift
Add to accumulator with carry
1111
1001 SHFT
ADDC
ADDS
ADDT
ADRK
0000 IADD RESS
0010 IADD RESS
0011 IADD RESS
1000 KKKK KKKK
Add to low accumulator with sign extension suppressed
Add to accumulator with shift specified by T register
Add to auxiliary register short immediate
AND with accumulator
1110
IADD RESS
1111
1011 SHFT
AND immediate with accumulator with shift
2/2
AND
16-Bit Constant
1110 1000
16-Bit Constant
1110 0000
1011
0001
0100
AND immediate with accumulator with shift of 16
Add P register to accumulator
2/2
1/1
APAC
B
1011
0111
1001 IADD RESS
Branch Address
Branch unconditionally
2/4
BACC
BANZ
Branch to address specified by accumulator
Branch on auxiliary register not zero
1/4
1011
0111
1110
0010
0000
1011 IADD RESS
Branch Address
2/4/2
1110
1110
1110
1110
1110
1110
1110
1110
0001
Branch Address
0010 0000
Branch Address
0011 0001
Branch Address
0011 1000
Branch Address
0011 0000
Branch Address
0000 0000
Branch Address
0011 1100
Branch Address
0011 0100
Branch Address
0011 0000
Branch Address
0011 0000
Branch Address
0000
0000
0000
0001
1100
0100
0000
1100
0100
Branch if TC bit ≠ 0
2/4/2
2/4/2
2/4/2
2/4/2
2/4/2
2/4/3
2/4/2
2/4/2
Branch if TC bit = 0
Branch on carry
Branch if accumulator ≥ 0
Branch if accumulator > 0
Branch on I/O status low
Branch if accumulator ≤ 0
Branch if accumulator < 0
BCND
1110
1110
0001
0010
Branch on no carry
2/4/2
2/4/2
Branch if no overflow
65
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
instruction set summary (continued)
Table 21. TMS320x24x Instruction Set Summary (Continued)
OPCODE
’x24x
MNEMONIC
WORDS/
CYCLES
DESCRIPTION
MSB
LSB
1110
0011
Branch Address
0011 0010
Branch Address
0011 1000
Branch Address
0000
1000
Branch if accumulator ≠ 0
Branch on overflow
2/4/2
2/4/2
2/4/2
1110
1110
0010
1000
BCND
Branch if accumulator = 0
BIT
Test bit
1/1
1/1
0100
0110
1010
BITx
1111
1000
IADD RESS
IADD RESS
IADD RESS
BITT
Test bit specified by TREG
Block move from data memory to data memory source immediate
Block move from data memory to data memory destination immediate
2/3
2/3
Branch Address
†
BLDD
1010
1010
1001
IADD RESS
Branch Address
0101
IADD RESS
BLPD
CALA
CALL
Block move from program memory to data memory
Call subroutine indirect
2/3
1/4
2/4
Branch Address
1011
0111
1110
1010
0011
0000
IADD RESS
Call subroutine
Routine Address
10TP ZLVC
1110
ZLVC
Conditional call subroutine
2/4/2
CC
Routine Address
Configure block as data memory
Enable interrupt
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1011
1011
1011
1011
1011
1011
1011
1011
1011
0111
1011
1010
16BIT
1011
1110
1110
1110
1110
1110
1110
1110
1110
1111
0111
1110
1111
I/O
0100
0100
0100
0100
0100
0100
0100
0000
0100
0100
0000
1110
0010
0110
1010
1100
0001
01CM
Reset carry bit
CLRC
Reset overflow mode
Reset sign-extension mode
Reset test/control flag
Reset external flag
CMPL
CMPR
DMOV
IDLE
Complement accumulator
Compare auxiliary register with auxiliary register AR0
Data move in data memory
Idle until interrupt
IADD RESS
0010 0010
IADD RESS
PORT ADRS
IN
Input data from port
2/2
Software-interrupt
1/4
1/1
1110
011K
KKKK
INTR
Load accumulator with shift
0001 SHFT IADD RESS
1011
1111
16-Bit Constant
1010 IADD RESS
1000
SHFT
LACC
Load accumulator long immediate with shift
2/2
1/1
Zero low accumulator and load high accumulator
0110
†
In ’x24x devices, the BLDD instruction does not work with memory-mapped registers IMR, IFR, and GREG.
66
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
instruction set summary (continued)
Table 21. TMS320x24x Instruction Set Summary (Continued)
OPCODE
’x24x
MNEMONIC
WORDS/
CYCLES
DESCRIPTION
MSB
1011
1011
0110
0110
0110
LSB
1001 KKKK KKKK
Load accumulator immediate short
1/1
1/1
1/1
1/1
1/1
1/2
1/2
Zero accumulator
1001
1010
1001
1011
0000
0000
LACL
LACT
LAR
Zero low accumulator and load high accumulator
Zero low accumulator and load low accumulator with no sign extension
Load accumulator with shift specified by T register
Load auxiliary register
IADD RESS
IADD RESS
IADD RESS
0000 0ARx IADD RESS
1011 0ARx KKKK KKKK
Load auxiliary register short immediate
1011
1111
16-Bit Constant
1101 IADD RESS
110P AGEP OINT
0000
1ARx
Load auxiliary register long immediate
2/2
Load data-memory page pointer
Load data-memory page pointer immediate
Load high-P register
1/2
1/2
1/1
1/2
1/2
1/1
1/1
1/1
1/1
1/1
0000
1011
0111
0000
0000
0111
0111
0111
0111
0111
1010
LDP
LPH
LST
0101
1110
1111
0011
0000
0010
0001
0100
0010
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
Load status register ST0
Load status register ST1
LT
Load TREG
LTA
LTD
LTP
LTS
Load TREG and accumulate previous product
Load TREG, accumulate previous product, and move data
Load TREG and store P register in accumulator
Load TREG and subtract previous product
MAC
MACD
MAR
MPY
Multiply and accumulate
2/3
2/3
16-Bit Constant
1010
0011
IADD RESS
Multiply and accumulate with data move
16-Bit Constant
Load auxiliary register pointer
Modify auxiliary register
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/4
1/1
1/1
1/1
1000
1000
0101
1011
1011
0100
1000
1ARx
IADD RESS
IADD RESS
Multiply (with TREG, store product in P register)
Multiply immediate
110C KKKK KKKK KKKK
MPYA
MPYS
MPYU
NEG
Multiply and accumulate previous product
Multiply and subtract previous product
Multiply unsigned
0101
0101
0101
1011
1011
1000
1010
0110
1011
0000
0001
0101
1110
1110
1011
0000
1101
1111
IADD RESS
IADD RESS
IADD RESS
Negate accumulator
0000
0101
0000
0010
0010
0000
Nonmaskable interrupt
NMI
NOP
NORM
No operation
Normalize contents of accumulator
OR with accumulator
IADD RESS
IADD RESS
1100
SHFT
OR immediate with accumulator with shift
2/2
2/2
OR
16-Bit Constant
1110 1000
16-Bit Constant
1011
0010
OR immediate with accumulator with shift of 16
0000
16BIT
1100
I/O
IADD RESS
PORT ADRS
OUT
PAC
Output data to port
2/3
1/1
Load accumulator with P register
1011
1110
0000
0011
67
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
instruction set summary (continued)
Table 21. TMS320x24x Instruction Set Summary (Continued)
OPCODE
’x24x
MNEMONIC
WORDS/
CYCLES
DESCRIPTION
Pop top of stack to low accumulator
MSB
1011
1000
0111
1011
1110
1110
1011
1011
0000
1011
LSB
POP
1/1
1/1
1/1
1/1
1/4
1/4/2
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1/1
1110
1010
0110
1110
1111
0011
0010
POPD
PSHD
PUSH
RET
Pop top of stack to data memory
Push data-memory value onto stack
Push low accumulator onto stack
Return from subroutine
IADD RESS
IADD RESS
0011
0000
1100
0000
Conditional return from subroutine
Rotate accumulator left
11TP ZLVC ZLVC
RETC
ROL
1110
1110
1011
0000
0000
1100
1101
ROR
Rotate accumulator right
Repeat instruction as specified by data-memory value
Repeat instruction as specified by immediate value
Store high accumulator with shift
Store low accumulator with shift
Store auxiliary register
IADD RESS
RPT
1011 KKKK KKKK
SACH
SACL
SAR
1001 1SHF IADD RESS
1001 0SHF IADD RESS
1000
0111
1011
1011
1011
1011
1011
1011
1011
1011
1011
1011
1000
1000
1011
0101
0101
1000
1000
1010
0ARx IADD RESS
1100 KKKK KKKK
SBRK
Subtract from auxiliary register short immediate
Set carry bit
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1101
1100
1111
0010
0011
1110
1111
1110
0100
0100
0100
0100
0100
0100
0100
0000
0000
0000
1111
0101
0001
0011
1011
1101
0111
1001
1010
0101
Configure block as program memory
Disable interrupt
SETC
Set overflow mode
Set test/control flag
Set external flag XF
Set sign-extension mode
SFL
Shift accumulator left
SFR
Shift accumulator right
SPAC
SPH
Subtract P register from accumulator
Store high-P register
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
SPL
Store low-P register
SPM
SQRA
SQRS
Set P register output shift mode
Square and accumulate
Square and subtract previous product from accumulator
Store status register ST0
SST
Store status register ST1
Store long immediate to data memory
2/2
2/2
SPLK
16-Bit Constant
1011
1111
1010 SHFT
Subtract from accumulator long immediate with shift
16-Bit Constant
SUB
Subtract from accumulator with shift
Subtract from high accumulator
1/1
1/1
1/1
0011 SHFT IADD RESS
0110
1011
0101
IADD RESS
Subtract from accumulator short immediate
1010 KKKK KKKK
68
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
instruction set summary (continued)
Table 21. TMS320x24x Instruction Set Summary (Continued)
OPCODE
’x24x
MNEMONIC
WORDS/
CYCLES
DESCRIPTION
MSB
0110
0000
0110
0110
1010
1010
1011
0110
1011
LSB
SUBB
SUBC
SUBS
SUBT
TBLR
TBLW
TRAP
Subtract from accumulator with borrow
Conditional subtract
1/1
1/1
1/1
1/1
1/3
1/3
1/4
1/1
0100
1010
0110
0111
0110
0111
1110
1100
1111
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
IADD RESS
Subtract from low accumulator with sign extension suppressed
Subtract from accumulator with shift specified by TREG
Table read
Table write
Software interrupt
0101
0001
Exclusive-OR with accumulator
IADD RESS
1101 SHFT
Exclusive-OR immediate with accumulator with shift
2/2
XOR
16-Bit Constant
1110 1000
16-Bit Constant
1000 IADD RESS
1011
0110
0011
Exclusive-OR immediate with accumulator with shift of 16
Zero low accumulator and load high accumulator with rounding
2/2
1/1
ZALR
development support
TexasInstrumentsoffersanextensivelineofdevelopmenttoolsforthe’x24xgenerationofDSPs, includingtools
to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully
integrate and debug software and hardware modules.
The following products support development of ’x24x-based applications:
Software Development Tools:
Assembler/linker
Simulator
Optimizing ANSI C compiler
Application algorithms
C/Assembly debugger and code profiler
Hardware Development Tools:
Emulator XDS510 (supports ’x24x multiprocessor system debug)
The TMS320 DSP Development Support Reference Guide (literature number SPRU011) contains information
about development support products for all TMS320 family member devices, including documentation. Refer
to this document for further information about TMS320 documentation or any other TMS320 support products
from Texas Instruments. There is also an additional document, the TMS320 Third-Party Support Reference
Guide (literature number SPRU052), which contains information about TMS320-related products from other
companies in the industry. To receive copies of TMS320 literature, contact the Literature Response Center at
800/477-8924.
See Table 22 and Table 23 for complete listings of development support tools for the ’x24x. For information on
pricing and availability, contact the nearest TI field sales office or authorized distributor.
69
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
development support (continued)
Table 22. Development Support Tools
DEVELOPMENT TOOL
PLATFORM
Software
PART NUMBER
Compiler/Assembler/Linker
SPARC
TMDS3242555-08
TMDS3242855-02
TMDS3242850-02
TMDX324x851-02
TMDX324x551-09
DFDP
Compiler/Assembler/Linker
Assembler/Linker
PC-DOS
PC-DOS, OS/2
PC-DOS, WIN
SPARC
’C2xx Simulator
’C2xx Simulator
Digital Filter Design Package
’C2xx Debugger/Emulation Software
’C2xx Debugger/Emulation Software
PC-DOS
PC-DOS, OS/2, WIN
SPARC
TMDX324012xx
TMDX324062xx
Hardware
XDS510XL Emulator
XDS510WS Emulator
PC-DOS, OS/2
SPARC
TMDS00510
TMDS00510WS
Table 23. TMS320x24x-Specific Development Tools
DEVELOPMENT TOOL
PLATFORM
Hardware
PC
PART NUMBER
’F240 EVM
TMDX326P124x
device and development support tool nomenclature
To designate the stages in the product development cycle, Texas Instruments assigns prefixes to the part
numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP,
or TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX
and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes
(TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined
below.
Device development evolutionary flow:
TMX
TMP
TMS
Experimental device that is not necessarily representative of the final device’s electrical
specifications
Final silicon die that conforms to the device’s electrical specifications but has not completed
quality and reliability verification
Fully-qualified production device
SPARC is a trademark of SPARC International, Inc.
PC-DOS and OS/2 are trademarks of International Business Machines Corp.
WIN is a trademark of Microsoft Corp.
XDS510XL and XDS510WS are trademarks of Texas Instruments Incorporated.
70
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
device and development support tool nomenclature (continued)
Support tool development evolutionary flow:
TMDX
TMDS
Development support product that has not completed TI’s internal qualification testing
Fully qualified development support product
TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:
“Developmental product is intended for internal evaluation purposes.”
TMS devices and TMDS development support tools have been fully characterized, and the quality and reliability
of the device have been fully demonstrated. TI’s standard warranty applies.
Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production
devices. TexasInstrumentsrecommendsthatthesedevicesnotbeusedinanyproductionsystembecausetheir
expected end-use failure rate still is undefined. Only qualified production devices are to be used.
TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type
(for example, PN, PQ, and PZ) and temperature range (for example, L). Figure 16 provides a legend for reading
the complete device name for any TMS320x2xx family member.
TMS 320 (B) F 243 PGE (L)
PREFIX
TEMPERATURE RANGE (DEFAULT: 0°C TO 70°C)
TMX = experimental device
TMP = prototype device
TMS = qualified device
L
=
=
=
0°C to 70°C
A
S
–40°C to 85°C
–40°C to 125°C
Q = –40°C to 125°C, Q 100 Fault Grading
†
PACKAGE TYPE
FN
=
68-pin PLCC
DEVICE FAMILY
320 = TMS320 Family
PG
=
64-pin plastic QFP
PGE= 144-pin plastic QFP
BOOT-LOADER OPTION
DEVICE
’20x DSP
TECHNOLOGY
203
206
209
C = CMOS
E
F
=
=
CMOS EPROM
Flash EEPROM
’24x DSP
LC = Low-voltage CMOS (3.3 V)
VC= Low-voltage CMOS (3 V)
240
241
242
243
†
PLCC = Plastic J-Leaded Chip Carrier
QFP
=
Quad Flatpack
Figure 16. TMS320 Device Nomenclature
71
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
documentation support
ExtensivedocumentationsupportsalloftheTMS320familygenerationsofdevicesfromproductannouncement
through applications development. The types of documentation available include: data sheets, such as this
document, with design specifications; complete user’s guides for all devices and development support tools;
and hardware and software applications.
A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal
processing research and education. The TMS320 newsletter, Details on Signal Processing, is published
quarterly and distributed to update TMS320 customers on product information.
Updated information on the TMS320 DSP controllers can be found on the worldwide web at:
http://www.ti.com/dsps.
To send comments regarding the ’F243/’F241 datasheet (SPRS064A), use the comments@books.sc.ti.com
email address, which is a repository for feedback. For questions and support, contact the Product Information
Center listed at the http://www.ti.com/sc/docs/pic/home.htm site.
72
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V ‡ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 7 V
DD
Input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 7 V
Output voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 7 V
Operating free-air temperature range, T : L version(’F243/’F241) . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
A
A version(’F243/’F241) . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C
S version(’F241) . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 125°C
Storage temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 150°C
stg
†
‡
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to V
.
SS
73
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
§
recommended operating conditions
MIN
NOM
MAX
UNIT
V
V
V
Supply voltage
Supply ground
4.5
5
0
5.5
DD
V
SS
XTAL1/CLKIN
All other inputs
XTAL1/CLKIN
All other inputs
3
2
V
V
+ 0.3
DD
V
V
High-level input voltage
V
V
IH
+ 0.3
0.7
DD
–0.3
–0.3
Low-level input voltage
IL
0.7
I
I
High-level output current, V
= 2.4 V
All outputs
All outputs
L version
A version
S version
8
8
mA
mA
OH
OH
= 0.7 V
Low-level output current, V
OL
OL
0
–40
–40
–40
70
85
125
T
Operating free-air temperature
°C
A
T
Flash programming on flash devices, temperature
85
°C
FP
§
Thermal resistance values, Θ (junction-to-ambient) and Θ (junction-to-case) for the ’F243/’F241 can be found on the mechanical package
JA JC
pages.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
High-level output voltage
Low-level output voltage
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V
V
5-V operation, I
= MAX = 8 mA
2.4
V
OH
OH
OL
5-V operation, I
= MAX = 8 mA
0.7
V
OL
TRST pins with internal pulldown
350
EMU0, EMU1, TMS, TCK, and TDI
with internal pullup
–350
–5
65
5
I
I
Input current (V = V
or V )
DD
µA
I
SS
All other input-only pins
Output current, high-impedance state
(off-state)
I
V
= V
or 0 V
–5
5
µA
OZ
DD
O
DD
’243
’241
120
90
Supply current, operating mode
5-V operation, t
= 50 ns
mA
c(CO)
Supply current, Idle 1 low-power mode LPM0 5-V operation, t
Supply current, Idle 2 low-power mode LPM1 5-V operation, t
Supply current, PLL/OSC power-down
= 50 ns
= 50 ns
40
c(CO)
c(CO)
I
mA
30
LPM2 5-V operation, at room temperature
10
µA
mode
C
C
Input capacitance
Output capacitance
15
15
pF
pF
i
o
74
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
PARAMETER MEASUREMENT INFORMATION
I
OL
Tester Pin
Electronics
Output
Under
Test
50 Ω
V
LOAD
C
T
I
OH
Where:
I
I
V
=
=
=
=
2 mA (all outputs)
300 µA (all outputs)
1.5 V
OL
OH
LOAD
T
C
110-pF typical load-circuit capacitance
Figure 17. Test Load Circuit
signal transition levels
The data in this section is shown for the 5-V version. Note that some of the signals use different reference
voltages, see the recommended operating conditions table. TTL-output levels are driven to a minimum
logic-high level of 2.4 V and to a maximum logic-low level of 0.7 V.
Figure 18 shows the TTL-level outputs.
2.4 V (V
80%
)
OH
20%
0.7 V (V
)
OL
Figure 18. TTL-Level Outputs
TTL-output transition times are specified as follows:
For a high-to-low transition, the level at which the output is said to be no longer high is below 80% of the
total voltage range and lower and the level at which the output is said to be low is 20% of the total voltage
range and lower.
Fora low-to-high transition, thelevelatwhichtheoutputissaidtobenolongerlowis20%ofthetotalvoltage
range and higher and the level at which the output is said to be high is 80% of the total voltage range and
higher.
Figure 19 shows the TTL-level inputs.
2.0 V (V
90%
)
IH
10%
0.7 V (V
)
IL
Figure 19. TTL-Level Inputs
TTL-compatible input transition times are specified as follows:
For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 90%
ofthetotalvoltagerangeandlowerandthelevelatwhichtheinputissaidtobelowis10%ofthetotalvoltage
range and lower.
For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 10%
of the total voltage range and higher and the level at which the input is said to be high is 90% of the total
voltage range and higher.
75
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
PARAMETER MEASUREMENT INFORMATION
timing parameter symbology
Timing parameter symbols used are created in accordance with JEDEC Standard 100-A. To shorten the
symbols, some of the pin names and other related terminology have been abbreviated as follows:
A
A[15:0]
MS
R
Memory strobe pins IS, DS, or PS
READY
Cl
XTAL1/CLKIN
CLKOUT
CO
D
RD
RS
W
Read cycle or RD
RESET pin RS
D[15:0]
INT
NMI, XINT1, XINT2
Write cycle or WE
Lowercase subscripts and their meanings:
Letters and symbols and their meanings:
a
c
d
f
access time
cycle time (period)
delay time
H
L
High
Low
V
X
Z
Valid
fall time
Unknown, changing, or don’t care level
High impedance
h
r
hold time
rise time
su
t
setup time
transition time
valid time
v
w
pulse duration (width)
general notes on timing parameters
All output signals from the ’F243/’F241 devices (including CLKOUT) are derived from an internal clock such that
all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.
The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles.
For actual cycle examples, refer to the appropriate cycle description section of this data sheet.
76
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
CLOCK CHARACTERISTICS AND TIMINGS
clock options
PARAMETER
PLL multiply-by-4
The ’F243/’F241 devices include an on-chip PLL which is hardwired for multiply-by-4 operation. This requires
the use of a 5-MHz clock input frequency for 20-MHz device operation. This input clock can be provided from
either an external reference crystal or oscillator.
external reference crystal clock option
The internal oscillator is enabled by connecting a crystal across XTAL1/CLKIN and XTAL2 pins as shown in
Figure 20a. The crystal should be in fundamental operation and parallel resonant, with an effective series
resistance of 30 Ω and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF.
external reference oscillator clock option
TheinternaloscillatorisdisabledbyconnectingaTTL-levelclocksignaltoXTAL1/CLKINandleavingtheXTAL2
input pin unconnected as shown in Figure 20b.
XTAL1/CLKIN
XTAL2
XTAL1/CLKIN
XTAL2
NC
External
Clock Signal
(toggling 0–5 V)
C1
(see Note A)
C2
Crystal
(see Note A)
NOTE A: For the values of C1 and C2, see the crystal manufacturer’s specification.
(a)
(b)
Figure 20. Recommended Crystal/Clock Connection
77
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external reference crystal/clock with PLL circuit enabled
The internal oscillator is enabled by connecting a crystal across XTAL1/CLKIN and XTAL2 pins as shown in
Figure 20a. The crystal should be in fundamental operation and parallel resonant, with an effective series
resistance of 30 and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF.
timings with the PLL circuit enabled
PARAMETER
Input clock frequency
Load capacitance
MIN
TYP
MAX
UNIT
MHz
MHz
pF
Oscillator
CLKIN
1
5
5
f
x
1
C1, C2
10
switching characteristics over recommended operating conditions [H = 0.5 t
] (see Figure 21)
c(CO)
PARAMETER
Cycle time, CLKOUT
CLOCK MODE
MIN
TYP
MAX
UNIT
ns
t
t
t
t
t
50
c(CO)
Fall time, CLKOUT
4
4
ns
f(CO)
Rise time, CLKOUT
ns
r(CO)
Pulse duration, CLKOUT low
Pulse duration, CLKOUT high
H–3
H –3
H
H
H+3
H+3
ns
w(COL)
w(COH)
ns
before PLL lock,
CLKIN multiply by 4
t
p
2500t
ns
Transition time, PLL synchronized after PLL enabled
c(Cl)
timing requirements (see Figure 21)
EXTERNAL REFERENCE
CRYSTAL
MIN
MAX
UNIT
t
t
t
t
t
5 MHz
200
ns
ns
ns
%
Cycle time, XTAL1/CLKIN
c(Cl)
Fall time, XTAL1/CLKIN
5
5
f(Cl)
Rise time, XTAL1/CLKIN
r(Cl)
Pulse duration, XTAL1/CLKIN low as a percentage of t
40
40
60
60
w(CIL)
w(CIH)
c(Cl)
Pulse duration, XTAL1/CLKIN high as a percentage of t
%
c(Cl)
t
c(CI)
t
w(CIH)
t
t
r(Cl)
f(Cl)
t
w(CIL)
XTAL1/CLKIN
t
w(COH)
t
t
r(CO)
f(CO)
t
t
c(CO)
w(COL)
CLKOUT
Figure 21. CLKIN-to-CLKOUT Timing for PLL Oscillator Mode, Multiply-by-4 Option with 5-MHz Clock
78
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
low-power mode timings
switching characteristics over recommended operating conditions [H = 0.5t
(see Figure 22, Figure 23, and Figure 24)
]
c(CO)
PARAMETER
LOW-POWER MODES
MIN
TYP
MAX
UNIT
Delay time, CLKOUT switching to
program execution resume
t
t
IDLE1
LPM0
LPM1
4 + 6 t
15
t
c(CO)
ns
d(WAKE-A)
c(CO)
Delay time, Idle instruction
executed to CLKOUT high
IDLE2
4t
c(CO)
ns
d(IDLE-COH)
OSC start-up
and PLL lock
time
Delay time, wakeup interrupt
asserted to oscillator running
t
ms
d(WAKE-OSC)
HALT
LPM2
{PLL/OSC power down}
Delay time, Idle instruction
executed to oscillator power off
t
t
4t
c(CO)
µs
d(IDLE-OSC)
Delay time, reset vector executed
after RS high
36H
ns
d(EX)
t
d(WAKE–A)
A0–A15
CLKOUT
WAKE INT
Figure 22. IDLE1 Entry and Exit Timing – LPM0
t
d(IDLE–COH)
A0–A15
CLKOUT
WAKE INT
t
d(WAKE–A)
Figure 23. IDLE2 Entry and Exit Timing – LPM1
t
d(EX)
A0–A15
t
d(IDLE–OSC)
t
t
d(IDLE–COH)
d(WAKE–OSC)
CLKOUT
RESET
Figure 24. HALT Mode – LPM2
NOTE: WAKE INT can be any valid interrupt or RESET
79
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
RS timings
switching characteristics over recommended operating conditions for a reset [H = 0.5t
(see Figure 25)
]
c(CO)
PARAMETER
MIN
MAX
UNIT
ns
†
t
t
8t
Pulse duration, RS low
Delay time, reset vector executed after RS high
refers to the time RS is an output.
w(RSL1)
c(CO)
36H
ns
d(EX)
†
The parameter t
w(RSL1)
XTAL1/
CLKIN
t
d(EX)
t
w(RSL1)
RS
CLKOUT
A0–A15
Figure 25. Watchdog Reset Pulse
timing requirements for a reset [H = 0.5t
] (see Figure 26)
c(CO)
MIN
MAX
UNIT
‡
t
t
5
ns
Pulse duration, RS low
Delay time, reset vector executed after RS high
refers to the time RS is an input
w(RSL)
36H
ns
d(EX)
‡
The parameter t
w(RSL)
XTAL1/
CLKIN
t
d(EX)
§
+ x
t
w(RSL)
RS
CLKOUT
A0–A15
Case A. Power-on reset
XTAL1/
CLKIN
t
d(EX)
§
+ x
t
w(RSL)
RS
CLKOUT
A0–A15
Case B. External reset after power-on
The value of x depends on the reset condition as follows: PLL enabled: Assuming CLKIN is stable, x=PLL lock-up time. If the internal oscillator
§
is used, x=oscillator lock-up time + PLL lock-up time. In case of resets after power on reset, x=0 (i.e., t
=8H ns only).
w(RSL)
Figure 26. Reset Timing
80
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
XF, BIO, and MP/MC timings
switching characteristics over recommended operating conditions (see Figure 27)
PARAMETER
Delay time, CLKOUT high to XF high/low
MIN
MAX
UNIT
t
–3
7
ns
d(XF)
timing requirements (see Figure 27)
MIN
0
MAX
UNIT
ns
t
t
Setup time, BIO or MP/MC low before CLKOUT low
Hold time, BIO or MP/MC low after CLKOUT low
su(BIO)CO
19
ns
h(BIO)CO
CLKOUT
t
d(XF)
XF
t
t
h(BIO)CO
su(BIO)CO
BIO,
MP/MC
Figure 27. XF and BIO Timing
81
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
TIMING EVENT MANAGER INTERFACE
PWM timings
PWM refers to PWM outputs on PWM1, PWM2, PWM3, PWM4, PWM5, PWM6, T1PWM, and T2PWM.
switching characteristics over recommended operating conditions for PWM timing
[H = 0.5t ] (see Figure 28)
c(CO)
PARAMETER
MIN
MAX
UNIT
ns
†
t
t
2H+5
Pulse duration, PWM output high/low
w(PWM)
d(PWM)CO
15
ns
Delay time, CLKOUT low to PWM output switching
†
PWM outputs may be 100%, 0%, or increments of t
with respect to the PWM period.
c(CO)
‡
timing requirements [H = 0.5t
] (see Figure 29)
c(CO)
MIN
MAX
UNIT
ns
t
t
t
t
4H+5
40
Pulse duration, TMRDIR low/high
w(TMRDIR)
w(TMRCLK)
wh(TMRCLK)
c(TMRCLK)
60
60
%
Pulse duration, TMRCLK low as a percentage of TMRCLK cycle time
Pulse duration, TMRCLK high as a percentage of TMRCLK cycle time
Cycle time, TMRCLK
40
%
4
t
ns
c(CO)
‡
Parameter TMRDIR is equal to the pin TDIR, and parameter TMRCLK is equal to the pin TCLKIN.
CLKOUT
t
d(PWM)CO
t
w(PWM)
PWMx
Figure 28. PWM Output Timing
CLKOUT
t
w(TMRDIR)
TMRDIR
Figure 29. Capture/TMRDIR Timing
82
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
capture and QEP timings
CAP refers to CAP1/QEP0/IOPA3, CAP2/QEP1/IOPA4, and CAP3/IOPA5.
timing requirements [H = 0.5t
] (see Figure 30)
c(CO)
MIN
MAX
UNIT
t
4H +15
ns
Pulse duration, CAP input low/high
w(CAP)
CLKOUT
t
w(CAP)
CAPx
Figure 30. Capture Input and QEP Timing
83
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
interrupt timings
INT refers to NMI, XINT1, and XINT2/IO. PDP refers to PDPINT.
switching characteristics over recommended operating conditions (see Figure 31)
PARAMETER
MIN
MAX
UNIT
t
t
12
ns
Delay time, PDPINT low to PWM to high-impedance state
Delay time, INT low/high to interrupt-vector fetch
hz(PWM)PDP
10t
ns
d(INT)
c(CO)
timing requirements [H = 0.5t
] (see Figure 31)
c(CO)
MIN
MAX
UNIT
ns
t
t
2H+15
4H+5
Pulse duration, INT input low/high
Pulse duration, PDPINT input low
w(INT)
ns
w(PDP)
CLKOUT
t
w(PDP)
PDPINT
PWM
t
hz(PWM)PDP
t
w(INT)
XINT1/XINT2/NMI
ADDRESS
t
d(INT)
Interrupt Vector
Figure 31. Power Drive Protection Interrupt Timing
84
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
general-purpose input/output timings
switching characteristics over recommended operating conditions (see Figure 32)
PARAMETER
MIN
MAX
UNIT
ns
t
t
t
All GPIOs
All GPIOs
All GPIOs
9
8
6
Delay time, CLKOUT low to GPIO low/high
Rise time, GPIO switching low to high
Fall time, GPIO switching high to low
d(GPO)CO
ns
r(GPO)
ns
f(GPO)
timing requirements [H = 0.5t
] (see Figure 33)
c(CO)
MIN
MAX
UNIT
t
2H+15
ns
Pulse duration, GPI high/low
w(GPI)
CLKOUT
t
d(GPO)CO
GPIO
t
r(GPO)
t
f(GPO)
Figure 32. General-Purpose Output Timing
CLKOUT
GPIO
t
w(GPI)
Figure 33. General-Purpose Input Timing
85
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
SPI MASTER MODE TIMING PARAMETERS
SPI master mode timing information is listed in the following tables.
†‡
SPI master mode external timing parameters (clock phase = 0) (see Figure 34)
SPI WHEN (SPIBRR + 1) IS EVEN
SPI WHEN (SPIBRR + 1)
IS ODD AND SPIBRR > 3
OR SPIBRR = 0 OR 2
NO.
UNIT
MIN
MAX
MIN
MAX
1
t
t
Cycle time, SPICLK
4t
128t
5t
127t
ns
c(SPC)M
c(CO)
c(CO)
c(CO)
c(CO)
Pulse duration, SPICLK high
(clock polarity = 0)
0.5t
–10
–10
–10
–10
0.5t
0.5t
0.5t
0.5t
0.5t
0.5t
–0.5t
–0.5t
–10
–10
0.5t
c(SPC)M
–0.5t
w(SPCH)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(CO)
c(CO)
c(CO)
c(CO)
§
ns
ns
ns
ns
ns
ns
2
3
4
5
8
9
Pulse duration, SPICLK low
(clock polarity = 1)
t
t
t
t
t
t
t
t
t
t
t
0.5t
0.5t
0.5t
0.5t
–0.5t
+ 0.5t
+ 0.5t
w(SPCL)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(CO)
c(SPC)M
c(SPC)M
c(SPC)M
Pulse duration, SPICLK low
(clock polarity = 0)
0.5t
+0.5t
–10
0.5t
0.5t
w(SPCL)M
c(SPC)M
c(CO)
§
§
§
§
§
Pulse duration, SPICLK high
(clock polarity = 1)
0.5t
+0.5t
–10
w(SPCH)M
c(SPC)M
10
c(SPC)M
c(CO)
c(CO)
10
Delay time, SPICLK high to
SPISIMO valid (clock polarity = 0)
– 10
– 10
– 10
– 10
d(SPCH-SIMO)M
d(SPCL-SIMO)M
v(SPCL-SIMO)M
v(SPCH-SIMO)M
su(SOMI-SPCL)M
su(SOMI-SPCH)M
v(SPCL-SOMI)M
v(SPCH-SOMI)M
Delay time, SPICLK low to
SPISIMO valid (clock polarity = 1)
10
10
Valid time, SPISIMO data valid after
SPICLK low (clock polarity =0)
0.5t
0.5t
–10
–10
0
0.5t
0.5t
+0.5t
+0.5t
–10
–10
0
c(SPC)M
c(SPC)M
c(CO)
Valid time, SPISIMO data valid after
SPICLK high (clock polarity =1)
c(SPC)M
c(SPC)M
c(CO)
Setup time, SPISOMI before
SPICLK low (clock polarity = 0)
Setup time, SPISOMI before
SPICLK high (clock polarity = 1)
0
0
Valid time, SPISOMI data valid after
SPICLK low (clock polarity = 0)
0.25t
–10
–10
0.5t
0.5t
–0.5t
–0.5t
–10
–10
c(SPC)M
c(SPC)M
c(CO)
Valid time, SPISOMI data valid after
SPICLK high (clock polarity = 1)
0.25t
c(SPC)M
c(SPC)M
c(CO)
†
‡
§
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.
t = system clock cycle time = 1/CLKOUT = t
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
c
c(CO)
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
PARAMETER MEASUREMENT INFORMATION
1
SPICLK
(clock polarity = 0)
2
4
3
SPICLK
(clock polarity = 1)
5
SPISIMO
SPISOMI
Master Out Data Is Valid
8
9
Master In Data
Must Be Valid
†
SPISTE
†
The SPISTE signal must be active before the SPI communication stream starts; the SPISTE signal must remain active
until the SPI communication stream is complete.
Figure 34. SPI Master Mode External Timing (Clock Phase = 0)
87
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
†‡
SPI master mode external timing parameters (clock phase = 1) (see Figure 35)
SPI WHEN (SPIBRR + 1) IS EVEN
SPI WHEN (SPIBRR + 1)
IS ODD AND SPIBRR > 3
OR SPIBRR = 0 OR 2
MIN MAX
4t 128t
NO.
UNIT
MIN
MAX
127t
1
t
t
Cycle time, SPICLK
5t
c(CO)
ns
c(SPC)M
c(CO) c(CO)
c(CO)
c(CO)
Pulse duration, SPICLK high
(clock polarity = 0)
0.5t
0.5t
0.5t
0.5t
–10
–10
–10
–10
0.5t
0.5t
0.5t
0.5t
0.5t
0.5t
–0.5t
–10
0.5t
c(SPC)M
–0.5t
–0.5t
+ 0.5t
+ 0.5t
w(SPCH)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(CO)
§
2
ns
ns
Pulse duration, SPICLK low
(clock polarity = 1)
t
t
t
–0.5t
–10
0.5t
w(SPCL)M
w(SPCL)M
w(SPCH)M
c(CO)
c(SPC)M
c(SPC)M
c(SPC)M
c(CO)
c(CO)
c(CO)
Pulse duration, SPICLK low
(clock polarity = 0)
0.5t
+0.5t
c(CO)
–10
–10
0.5t
0.5t
§
3
Pulse duration, SPICLK high
(clock polarity = 1)
0.5t
c(SPC)M
+0.5t
c(CO)
Setup time, SPISIMO data
valid before SPICLK high
(clock polarity = 0)
t
t
t
t
t
t
t
t
0.5t
0.5t
0.5t
0.5t
–10
–10
–10
–10
0.5t
–10
–10
–10
–10
su(SIMO-SPCH)M
su(SIMO-SPCL)M
v(SPCH-SIMO)M
v(SPCL-SIMO)M
su(SOMI-SPCH)M
su(SOMI-SPCL)M
v(SPCH-SOMI)M
v(SPCL-SOMI)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
c(SPC)M
§
ns
ns
ns
ns
6
7
Setup time, SPISIMO data
valid before SPICLK low
(clock polarity = 1)
0.5t
Valid time, SPISIMO data
valid after SPICLK high
(clock polarity =0)
0.5t
§
Valid time, SPISIMO data
valid after SPICLK low
(clock polarity =1)
0.5t
c(SPC)M
c(SPC)M
Setup time, SPISOMI before
SPICLK high
(clock polarity = 0)
0
0
§
10
Setup time, SPISOMI before
SPICLK low
(clock polarity = 1)
0
0
Valid time, SPISOMI data
valid after SPICLK high
(clock polarity = 0)
0.25t
0.25t
–10
–10
0.5t
0.5t
–10
–10
c(SPC)M
c(SPC)M
§
11
Valid time, SPISOMI data
valid after SPICLK low
(clock polarity = 1)
c(SPC)M
c(SPC)M
†
‡
§
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
t = system clock cycle time = 1/CLKOUT = t
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
c
c(CO)
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
PARAMETER MEASUREMENT INFORMATION
1
SPICLK
(clock polarity = 0)
2
3
SPICLK
(clock polarity = 1)
6
7
SPISIMO
SPISOMI
Master Out Data Is Valid
10
Data Valid
11
Master In Data
Must Be Valid
†
SPISTE
†
TheSPISTEsignalmustbeactivebeforetheSPIcommunicationstreamstarts;theSPISTEsignalmustremainactiveuntil
the SPI communication stream is complete.
Figure 35. SPI Master Mode External Timing (Clock Phase = 1)
89
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
SPI SLAVE MODE TIMING PARAMETERS
Slave mode timing information is listed in the following tables.
†‡
SPI slave mode external timing parameters (clock phase = 0) (see Figure 36)
NO.
MIN
MAX
UNIT
‡
12
t
t
t
t
t
Cycle time, SPICLK
4t
c(CO)
ns
c(SPC)S
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
0.5t
0.5t
0.5t
0.5t
–10 0.5t
–10 0.5t
–10 0.5t
–10 0.5t
w(SPCH)S
w(SPCL)S
w(SPCL)S
w(SPCH)S
c(SPC)S
c(SPC)S
c(SPC)S
c(SPC)S
c(SPC)S
c(SPC)S
c(SPC)S
c(SPC)S
§
13
ns
ns
§
14
Delay time, SPICLK high to SPISOMI valid
(clock polarity = 0)
t
t
t
0.375t
–10
–10
d(SPCH-SOMI)S
d(SPCL-SOMI)S
v(SPCL-SOMI)S
c(SPC)S
c(SPC)S
§
ns
15
Delay time, SPICLK low to SPISOMI valid (clock polarity = 1)
0.375t
Valid time, SPISOMI data valid after SPICLK low
(clock polarity =0)
0.75t
c(SPC)S
§
16
ns
ns
ns
Valid time, SPISOMI data valid after SPICLK high
(clock polarity =1)
t
0.75t
v(SPCH-SOMI)S
c(SPC)S
t
t
Setup time, SPISIMO before SPICLK low (clock polarity = 0)
Setup time, SPISIMO before SPICLK high (clock polarity = 1)
0
0
su(SIMO-SPCL)S
§
19
su(SIMO-SPCH)S
Valid time, SPISIMO data valid after SPICLK low
(clock polarity = 0)
t
0.5t
0.5t
v(SPCL-SIMO)S
v(SPCH-SIMO)S
c(SPC)S
§
20
Valid time, SPISIMO data valid after SPICLK high
(clock polarity = 1)
t
c(SPC)S
†
‡
§
The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
t = system clock cycle time = 1/CLKOUT = t
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
c
c(CO)
90
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
PARAMETER MEASUREMENT INFORMATION
12
SPICLK
(clock polarity = 0)
13
14
SPICLK
(clock polarity = 1)
15
16
SPISOMI
SPISIMO
SPISOMI Data Is Valid
19
20
SPISIMO Data
Must Be Valid
†
SPISTE
†
TheSPISTEsignalmustbeactivebeforetheSPIcommunicationstreamstarts;theSPISTEsignalmustremainactiveuntil
the SPI communication stream is complete.
Figure 36. SPI Slave Mode External Timing (Clock Phase = 0)
91
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
†‡
SPI slave mode external timing parameters (clock phase = 1) (see Figure 37)
NO.
MIN
MAX
UNIT
12
t
t
t
t
t
t
t
Cycle time, SPICLK
8t
ns
c(SPC)S
c(CO)
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
Setup time, SPISOMI before SPICLK high (clock polarity = 0)
Setup time, SPISOMI before SPICLK low (clock polarity = 1)
0.5t
0.5t
0.5t
0.5t
0.5t
w(SPCH)S
c(SPC)S–10
c(SPC)S–10
c(SPC)S–10
c(SPC)S–10
c(SPC)S
c(SPC)S
c(SPC)S
c(SPC)S
§
13
ns
ns
ns
0.5t
0.5t
0.5t
w(SPCL)S
w(SPCL)S
§
14
w(SPCH)S
0.125t
su(SOMI-SPCH)S
su(SOMI-SPCL)S
c(SPC)S
§
17
0.125t
c(SPC)S
Valid time, SPISOMI data valid after SPICLK high
(clock polarity =0)
t
t
0.75t
v(SPCH-SOMI)S
v(SPCL-SOMI)S
c(SPC)S
c(SPC)S
§
ns
ns
ns
18
Valid time, SPISOMI data valid after SPICLK low
(clock polarity =1)
0.75t
t
t
Setup time, SPISIMO before SPICLK high (clock polarity = 0)
Setup time, SPISIMO before SPICLK low (clock polarity = 1)
0
0
su(SIMO-SPCH)S
§
21
su(SIMO-SPCL)S
Valid time, SPISIMO data valid after SPICLK high
(clock polarity = 0)
t
0.5t
0.5t
v(SPCH-SIMO)S
v(SPCL-SIMO)S
c(SPC)S
§
22
Valid time, SPISIMO data valid after SPICLK low
(clock polarity = 1)
t
c(SPC)S
†
‡
§
The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is set.
t = system clock cycle time = 1/CLKOUT = t
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
c
c(CO)
92
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
PARAMETER MEASUREMENT INFORMATION
12
SPICLK
(clock polarity = 0)
13
14
SPICLK
(clock polarity = 1)
17
18
SPISOMI
SPISIMO
SPISOMI Data Is Valid
21
Data Valid
22
SPISIMO Data
Must Be Valid
†
SPISTE
†
TheSPISTEsignalmustbeactivebeforetheSPIcommunicationstreamstarts;theSPISTEsignalmustremainactiveuntil
the SPI communication stream is complete.
Figure 37. SPI Slave Mode External Timing (Clock Phase = 1)
93
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external memory interface read timings
switching characteristics over recommended operating conditions for an external memory
interface read (see Figure 38)
PARAMETER
Delay time, CLKOUT low to control valid
MIN
MAX
UNIT
ns
t
t
t
t
t
t
t
3
3
5
4
d(COL–CNTL)
d(COL–CNTH)
d(COL–A)RD
d(COH–RDL)
d(COL–RDH)
d(COL–SL)
ns
Delay time, CLKOUT low to control inactive
ns
Delay time, CLKOUT low to address valid
ns
Delay time, CLKOUT high to RD strobe active
Delay time, CLKOUT low to RD strobe inactive high
Delay time, CLKOUT low to STRB strobe active low
Delay time, CLKOUT low to STRB strobe inactive high
–4
0
3
3
ns
ns
ns
d(COL–SH)
t
t
t
–4
22
–1
ns
ns
ns
Hold time, address valid after CLKOUT low
h(A)COL
su(A)RD
h(A)RD
Setup time, address valid before RD strobe active low
Hold time, address valid after RD strobe inactive high
timing requirements [H = 0.5t
] (see Figure 38)
c(CO)
MIN
MAX
UNIT
t
t
t
t
2H–20
ns
Access time, read data from address valid
a(A)
12
ns
ns
ns
Setup time, read data before RD strobe inactive high
Hold time, read data after RD strobe inactive high
Hold time, read data after address invalid
su(D)RD
h(D)RD
h(AIV-D)
0
–3
94
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external memory interface read timings (continued)
CLKOUT
t
d(COL–CNTL)
t
d(COL–CNTH)
PS, DS, IS, BR
t
d(COL–A)RD
t
d(COL–A)RD
t
h(A)COL
t
h(A)COL
A[0:15]
t
d(COH–RDL)
t
d(COL–RDH)
t
t
a(A)
d(COH–RDL)
t
d(COL–RDH)
t
h(A)RD
RD
t
h(AIV–D)
t
su(A)RD
t
a(A)
t
su(D)RD
t
h(D)RD
t
su(D)RD
t
h(D)RD
D[0:15]
t
d(COL–SL)
t
d(COL–SH)
STRB
Figure 38. Memory Interface Read/Read Timings
95
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external memory interface write timings
switching characteristics over recommended operating conditions for an external memory
interface write [H = 0.5t
] (see Figure 39)
c(CO)
PARAMETER
MIN MAX
UNIT
ns
t
t
t
t
t
t
t
9
Delay time, CLKOUT high to control valid
Delay time, CLKOUT high to control inactive
Delay time, CLKOUT high to address valid
Delay time, CLKOUT high to R/W low
d(COH–CNTL)
d(COH–CNTH)
d(COH–A)W
d(COH–RWL)
d(COH–RWH)
d(COL–WL)
9
11
6
ns
ns
ns
6
ns
ns
ns
Delay time, CLKOUT high to R/W high
–4
–4
7
0
Delay time, CLKOUT low to WE strobe active low
Delay time, CLKOUT low to WE strobe inactive high
0
d(COL–WH)
t
t
t
t
t
t
t
t
ns
ns
ns
ns
ns
ns
ns
ns
Enable time, data bus driven from CLKOUT low
Delay time, CLKOUT low to STRB active low
Delay time, CLKOUT low to STRB inactive high
Hold time, address valid after CLKOUT high
en(D)COL
d(COL–SL)
d(COL–SH)
h(A)COHW
su(A)W
3
3
H–1
H–9
2H–1
3
Setup time, address valid before WE strobe active low
Setup time, write data before WE strobe inactive high
Hold time, write data after WE strobe inactive high
Disable time, data bus high impedance from WE high
su(D)W
h(D)W
4
dis(W-D)
96
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external memory interface write timings (continued)
CLKOUT
t
d(COH–CNTL)
t
d(COH–CNTH)
t
d(COH–CNTL)
PS, DS, IS, BR
t
d(COH–A)W
t
h(A)COHW
A[0:15]
t
d(COH–RWL)
t
d(COH–RWH)
t
su(A)W
R/W
t
d(COL–WL)
t
d(COL–WH)
t
d(COL–WH)
t
d(COL–WL)
WE
t
dis(W-D)
t
en(D)COL
t
en(D)COL
t
su(D)W
t
su(D)W
t
h(D)W
t
h(D)W
D[0:15]
t
d(COL–SL)
t
d(COL–SL)
t
d(COL–SH)
t
d(COL–SH)
STRB
ENA_144
VIS_CLK
2H
2H
VIS_OE
NOTE A: ENA_144whenactivelowalongwithBVISbits(10,9setto01or11)inregisterWSGR-IO@FFFFh,VIS_CLKandVIS_OEwillbevisible
at pins 31 (’F243) and 126 (’F243) respectively. VIS_CLK and VIS_OE indicate internal memory write cycles (program/data). During
VIS_OE cycles, the external bus will be driven. VIS_CLK is essentially CLKOUT, to be used along with VIS_OE for trace capabilities.
Figure 39. Address Visibility Mode
97
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external memory interface ready-on-read timings
switching characteristics over recommended operating conditions for an external memory
interface ready-on-read (see Figure 40)
PARAMETER
Delay time, CLKOUT low to address valid
MIN MAX
UNIT
t
5
MAX
4
ns
d(COL–A)RD
timing requirements for an external memory interface ready-on-read (see Figure 40)
MIN
UNIT
t
t
t
t
–5
12
ns
Hold time, READY after CLKOUT high
h(RDY)COH
ns
ns
ns
Setup time, read data before RD strobe inactive high
Valid time, READY after address valid on read
Setup time, READY before CLKOUT high
su(D)RD
v(RDY)ARD
su(RDY)COH
17
CLKOUT
Wait Cycle
PS, DS, IS, BR
t
d(COL–A)RD
A[0:15]
RD
t
su(D)RD
D[0:15]
STRB
t
v(RDY)ARD
t
h(RDY)COH
READY
t
su(RDY)COH
Figure 40. Ready-on-Read Timings
98
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
external memory interface ready-on-write timings
switching characteristics over recommended operating conditions for an external memory
interface ready-on-write (see Figure 41)
PARAMETER
MIN
MAX
UNIT
t
11
ns
Delay time, CLKOUT high to address valid
d(COH–A)W
timing requirements for an external memory interface ready-on-write [H = 0.5t
(see Figure 41)
]
c(CO)
MIN
MAX
UNIT
t
–5
ns
Hold time, READY after CLKOUT high
h(RDY)COH
t
t
t
2H–1
2H
4
ns
ns
ns
Setup time, write data before WE strobe inactive high
Valid time, READY after address valid on write
Setup time, READY before CLKOUT high
su(D)W
v(RDY)AW
su(RDY)COH
17
CLKOUT
Wait Cycle
PS, DS, IS, BR
t
d(COH–A)W
A[0:15]
WE
t
su(D)W
D[0:15]
STRB
t
v(RDY)AW
t
su(RDY)COH
t
h(RDY)COH
READY
Figure 41. Ready-on-Write Timings
99
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
10-bit dual analog-to-digital converter (ADC)
The 10-bit ADC has a separate power bus for its analog circuitry. These pins are referred to as V
and V
.
CCA
SSA
The power bus isolation is to enhance ADC performance by preventing digital switching noise of the logic
circuitry that can be present on V and V from coupling into the ADC analog stage. All ADC specifications
SS
CC
are given with respect to V
unless otherwise noted.
SSA
Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-bit (1024 values)
Monotonic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Assured
Output conversion mode . . . . . . . . . . . . . . . . . . . . . . . 000h to 3FFh (000h for V ≤ V
Conversion time (including sample time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 s
; 3FFh for V ≥ V
)
I
SSA
I
CCA
recommended operating conditions
MIN
NOM
MAX
UNIT
V
V
V
V
Analog supply voltage
Analog ground
4.5
5
0
5.5
V
V
V
V
V
CCA
SSA
†
Analog supply reference source
V
V
CCA
REFHI
REFLO
REFLO
†
Analog ground reference source
Analog input voltage, ADCIN00–ADCIN07
and V
V
V
REFHI
SSA
SSA
V
AI
V
V
CCA
†
V
must be stable, within ±1/2 LSB of the required resolution, during the entire conversion time.
REFLO
REFHI
ADC operating frequency
MIN
MAX
UNIT
ADC operating frequency
20
MHz
100
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
†
operating characteristics over recommended operating condition ranges
PARAMETER
DESCRIPTION
Converting
MIN
MAX
10
UNIT
V
V
= 5.5 V
mA
CCA
Non-converting
2
I
Analog supply current
CCA
PLL or OSC power
down
= V
= 5.5 V
1
A
pF
CCA
REFHI
Non-sampling
Sampling
10
30
Typical capacitive load on
analog input pin
C
Analog input capacitance
ai
Difference between the actual step width and the ideal
value
E
E
Differential nonlinearity error
2
LSB
DNL
Maximum deviation from the best straight line through
the ADC transfer characteristics, excluding the
quantization error
Integral nonlinearity error
2
LSB
INL
t
Delay time, power-up to ADC valid
Analog input source impedance
Time to stabilize analog stage after power-up
10
10
s
d(PU)
Analog input source impedance for conversions to
remain within specifications
Z
Ω
AI
†
Absolute resolution=4.89mV.AtV
REFHI
=5VandV
=0V,thisisoneLSB.AsV
decreases,V
increases,orboth,theLSBsize
REFLO
REFLO
REFHI
decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
ADC input pin circuit
One of the most common A/D application errors is inappropriate source impedance. In practice, minimum
source impedance should be used to limit the error as well as to minimize the required sampling time; however,
the source impedance must be smaller than Z . A typical ADC input pin circuit is shown in Figure 42.
AI
R
equiv
R1
(to ADCINx input)
V
AI
V
IN
R1 = 10 Ω typical
Figure 42. Typical ADC Input Pin Circuit
101
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
internal ADC module timings (see Figure 43)
MIN
50
MAX
UNIT
ns
t
t
t
t
t
t
t
Cycle time, ADC prescaled clock
c(AD)
†
Pulse duration, total sample/hold and conversion time
Pulse duration, sample and hold time
Pulse duration, total conversion time
900
ns
w(SHC)
3t
ns
w(SH)
c(AD)
c(AD)
c(CO)
c(CO)
c(CO)
10t
ns
w(C)
‡
Delay time, start of conversion to beginning of sample and hold
Delay time, end of conversion to data loaded into result FIFO
Delay time, ADC flag to ADC interrupt
3t
2t
2t
ns
d(SOC-SH)
d(EOC-FIFO)
d(ADCINT)
ns
ns
†
‡
The total sample/hold and conversion time is determined by the summation of t
Start of conversion is signaled by the ADCIMSTART bit (ADCTRL1.13) or the ADCSOC bit (ADCTRL1.0) set in software, the external start signal
active (ADCSOC), or internal EVSOC signal active.
, t
), t
, and t
.
d(EOC-FIFO)
d(SOC-SH) w(SH w(C)
t
c(AD)
Bit Converted
ADC Clock
9
8
7
6
5
4
3
2
1
0
Analog Input
EOC/Convert
t
w(C)
t
w(SH)
Internal Start/
Sample Hold
t
d(SOC–SH)
Start of Convert
XFR to FIFO
t
d(EOC–FIFO)
t
w(SHC)
t
d(ADCINT)
Figure 43. Analog-to-Digital Internal Module Timing
102
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
flash EEPROM
switching characteristics over recommended operating conditions
’F243/’F241
PARAMETER
UNIT
MIN
TYP
MAX
Program-erase endurance
10K
1
Cycles
†
Program pulses per word
10
20
20
150 Pulses
1000 Pulses
6000 Pulses
†
Erase pulses per array
1
†
Flash-write pulses per array
1
†
Theseparametersareusedintheflashprogrammingalgorithms.Foradetaileddescriptionofthealgorithms,seetheTMS320F20x/TMS320F24x
DSP Embedded Flash Memory Technical Reference (literature number SPRU282).
timing requirements
’F243/’F241
UNIT
MIN
10
MAX
†
t
t
Delay time, after mode deselect to stabilization
µs
µs
d(BUSY)
†
Delay time, verify read mode select to stabilization
10
d(RD-VERIFY)
†
Theseparametersareusedintheflashprogrammingalgorithms.Foradetaileddescriptionofthealgorithms,seetheTMS320F20x/TMS320F24x
DSP Embedded Flash Memory Technical Reference (literature number SPRU282).
programming operation
’F243/’F241
PARAMETER
UNIT
MIN
NOM
MAX
†
t
t
Pulse duration, programming algorithm
95
10
100
105
µs
µs
w(PGM)
†
Delay time, program mode select to stabilization
d(PGM-MODE)
†
Theseparametersareusedintheflashprogrammingalgorithms.Foradetaileddescriptionofthealgorithms,seetheTMS320F20x/TMS320F24x
DSP Embedded Flash Memory Technical Reference (literature number SPRU282).
erase operation
’F243/’F241
PARAMETER
UNIT
MIN
NOM
MAX
†
t
t
Pulse duration, erase algorithm
6.65
10
7
7.35
ms
w(ERASE)
†
Delay time, erase mode select to stabilization
µs
d(ERASE-MODE)
†
Theseparametersareusedintheflashprogrammingalgorithms.Foradetaileddescriptionofthealgorithms,seetheTMS320F20x/TMS320F24x
DSP Embedded Flash Memory Technical Reference (literature number SPRU282).
flash-write operation
’F243/’F241
PARAMETER
UNIT
MIN
NOM
MAX
†
t
t
Pulse duration, flash-write algorithm
13.3
10
14
14.7
ms
w(FLW)
†
Delay time, flash-write mode select to stabilization
µs
d(FLW-MODE)
†
Theseparametersareusedintheflashprogrammingalgorithms.Foradetaileddescriptionofthealgorithms,seetheTMS320F20x/TMS320F24x
DSP Embedded Flash Memory Technical Reference (literature number SPRU282).
103
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation
Table 24 is a collection of all the programmable registers of the TMS320x24x (provided for a quick reference).
Table 24. Register File Compilation
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
DATA MEMORY SPACE
CPU STATUS REGISTERS
ARP
DP(6)
ARB
1
OV
DP(4)
CNF
XF
OVM
DP(3)
TC
1
DP(2)
SXM
1
INTM
DP(1)
C
DP(8)
DP(0)
1
ST0
ST1
DP(7)
1
DP(5)
1
1
PM
GLOBAL MEMORY AND CPU INTERRUPT REGISTERS
—
—
—
—
—
—
—
INT6 MASK
—
—
INT5 MASK
—
—
INT4 MASK
—
—
INT3 MASK
—
—
INT2 MASK
—
—
INT1 MASK
—
00004h
00005h
00006h
IMR
GREG
IFR
Global Data Memory Configuration Bits (7–0)
—
—
—
—
—
—
—
—
—
—
INT6 FLAG
INT5 FLAG
INT4 FLAG
INT3 FLAG
INT2 FLAG
INT1 FLAG
SYSTEM REGISTERS
IRQ0.15
IRQ0.7
IRQ1.15
IRQ1.7
IRQ0.14
IRQ0.6
IRQ1.14
IRQ1.6
IRQ0.13
IRQ0.5
IRQ1.13
IRQ1.5
IRQ0.12
IRQ0.11
IRQ0.3
IRQ1.11
IRQ1.3
IRQ0.10
IRQ0.2
IRQ1.10
IRQ1.2
IRQ0.9
IRQ0.1
IRQ1.9
IRQ1.1
IRQ0.8
IRQ0.0
IRQ1.8
IRQ1.0
07010h
07011h
PIRQR0
PIRQR1
IRQ0.4
IRQ1.12
IRQ1.4
07012h
to
Reserved
07013h
IAK0.15
IAK0.7
IAK1.15
IAK1.7
IAK0.14
IAK0.6
IAK1.14
IAK1.6
IAK0.13
IAK0.5
IAK1.13
IAK1.5
IAK0.12
IAK0.4
IAK1.12
IAK1.4
IAK0.11
IAK0.3
IAK1.11
IAK1.3
IAK0.10
IAK0.2
IAK1.10
IAK1.2
IAK0.9
IAK0.1
IAK1.9
IAK1.1
IAK0.8
IAK0.0
IAK1.8
IAK1.0
07014h
07015h
PIACKR0
PIACKR1
07016h
to
Reserved
07017h
—
—
CLKSRC
—
LPM1
—
LPM0
—
—
—
—
—
—
—
—
07018h
SCSR
ILLADR
07019h
to
Reserved
0701Bh
DIN15
DIN7
DIN14
DIN6
DIN13
DIN5
DIN12
DIN4
DIN11
DIN3
DIN10
DIN2
DIN9
DIN1
DIN8
DIN0
0701Ch
0701Dh
0701Eh
0701Fh
DINR
PIVR
Reserved
V15
V7
V14
V6
V13
V5
V12
V4
V11
V3
V10
V2
V9
V1
V8
V0
Reserved
104
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
WD CONTROL REGISTERS
07020h
to
Reserved
07022h
07023h
07024h
07025h
D7
D7
D6
D6
D5
D5
D4
D4
D3
D3
D2
D2
D1
D1
D0
D0
WDCNTR
WDKEY
Reserved
Reserved
07026h
to
07028h
07029h
WD FLAG
WDDIS
WDCHK2
WDCHK1
WDCHK0
Reserved
WDPS2
WDPS1
WDPS0
WDCR
0702Ah
to
0702Ch
0702Dh
to
07031h
Reserved
A-to-D MODULE CONTROL REGISTERS
SUSPEND-
SOFT
SUSPEND-
FREE
ADCIM-
START
ADCCON-
RUN
ADC2EN
ADC1EN
ADCINTEN
ADCINTFLAG
ADCSOC
07032h
ADCTRL1
ADCEOC
ADC2CHSEL
ADC1CHSEL
07033h
07034h
07035h
07036h
07037h
07038h
Reserved
INTPRI
EVSOCP
—
ADCEVSOC
—
—
EXTSOCP
ADCEXTSOC
ADCPSCALE
—
ADCTRL2
ADCFIFO1
ADCFIFO2
ADCFIFO2
ADCFIFO1
Reserved
D9
D1
D8
D0
D7
0
D6
0
D5
0
D4
0
D3
0
D2
0
Reserved
D9
D1
D8
D0
D7
0
D6
0
D5
0
D4
0
D3
0
D2
0
07039h
to
Reserved
0703Fh
SERIAL PERIPHERAL INTERFACE (SPI) CONFIGURATION CONTROL REGISTERS
SPI SW
RESET
CLOCK
POLARITY
SPI
CHAR3
SPI
CHAR2
SPI
CHAR1
SPI
CHAR0
07040h
07041h
—
—
—
SPICCR
SPICTL
OVERRUN
INT ENA
CLOCK
PHASE
MASTER/
SLAVE
SPI INT
ENA
—
—
TALK
—
RECEIVER
OVERRUN
FLAG
SPI INT
FLAG
TX BUF
FULL FLAG
07042h
—
—
—
—
SPISTS
07043h
07044h
07045h
Reserved
SPI BIT
RATE 6
SPI BIT
RATE 5
SPI BIT
RATE 4
SPI BIT
RATE 3
SPI BIT
RATE 2
SPI BIT
RATE 1
SPI BIT
RATE 0
—
SPIBRR
Reserved
ERXB15
ERXB7
ERXB14
ERXB6
ERXB13
ERXB5
ERXB12
ERXB4
ERXB11
ERXB3
ERXB10
ERXB2
ERXB9
ERXB1
ERXB8
ERXB0
07046h
SPIRXEMU
105
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
SERIAL PERIPHERAL INTERFACE (SPI) CONFIGURATION CONTROL REGISTERS (CONTINUED)
RXB15
RXB7
RXB14
RXB6
RXB13
RXB5
RXB12
RXB4
RXB11
RXB3
RXB10
RXB2
RXB9
RXB1
TXB9
RXB8
RXB0
TXB8
07047h
07048h
SPIRXBUF
SPITXBUF
SPIDAT
TXB15
TXB7
TXB14
TXB6
TXB13
TXB5
TXB12
TXB4
TXB11
TXB3
TXB10
TXB2
TXB1
TXB0
SDAT15
SDAT7
SDAT14
SDAT6
SDAT13
SDAT5
SDAT12
SDAT4
SDAT11
SDAT3
SDAT10
SDAT2
SDAT9
SDAT1
SDAT8
SDAT0
07049h
0704Ah
Reserved
0704Eh
0704Fh
SPI
PRIORITY
SPI
SUSP SOFT
SPI
SUSP FREE
—
—
—
—
—
SPIPRI
SERIAL COMMUNICATIONS INTERFACE (SCI) CONFIGURATION CONTROL REGISTERS
STOP
BITS
EVEN/ODD
PARITY
PARITY
ENABLE
LOOP BACK
ENA
ADDR/IDLE
MODE
SCI
CHAR2
SCI
CHAR1
SCI
CHAR0
07050h
07051h
07052h
07053h
07054h
SCICCR
RX ERR
INT ENA
—
SW RESET
BAUD13
BAUD5
—
—
BAUD12
BAUD4
—
TXWAKE
BAUD11
BAUD3
—
SLEEP
BAUD10
BAUD2
—
TXENA
BAUD9
BAUD1
RXENA
BAUD8
SCICTL1
SCIHBAUD
SCILBAUD
SCICTL2
BAUD15
(MSB)
BAUD14
BAUD6
BAUD0
(LSB)
BAUD7
TXRDY
RX/BK
INT ENA
TX
INT ENA
TX EMPTY
07055h RX ERROR
RXRDY
ERXDT6
RXDT6
BRKDT
ERXDT5
RXDT5
FE
OE
PE
RXWAKE
ERXDT1
RXDT1
—
SCIRXST
07056h
07057h
07058h
07059h
ERXDT7
RXDT7
ERXDT4
RXDT4
ERXDT3
RXDT3
ERXDT2
RXDT2
ERXDT0
RXDT0
SCIRXEMU
SCIRXBUF
Reserved
TXDT7
TXDT6
TXDT5
TXDT4
TXDT3
TXDT2
TXDT1
TXDT0
SCITXBUF
0705Ah
to
Reserved
0705Eh
SCITX
PRIORITY
SCIRX
PRIORITY
SCI
SOFT
SCI
FREE
0705Fh
—
—
—
—
SCIPRI
07060h
to
0706Fh
Reserved
EXTERNAL INTERRUPT CONTROL REGISTERS
XINT1
FLAG
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
07070h
07071h
XINT1CR
XINT2CR
XINT1
POLARITY
XINT1
PRIORITY
XINT1
ENA
—
XINT2
FLAG
—
—
—
XINT2
POLARITY
XINT2
PRIORITY
XINT2
ENA
—
106
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
EXTERNAL INTERRUPT CONTROL REGISTERS (CONTINUED)
07072h
to
Reserved
0708Fh
DIGITAL I/O CONTROL REGISTERS
CRA.15
CRA.7
CRA.14
CRA.6
CRA.13
CRA.5
CRA.12
CRA.4
CRA.11
CRA.3
CRA.10
CRA.2
CRA.9
CRA.1
CRA.8
CRA.0
07090h
07091h
07092h
OCRA
OCRB
Reserved
—
—
—
—
—
—
CRB.9
CRB.1
CRB.8
CRB.0
CRB.7
CRB.6
CRB.5
CRB.4
CRB.3
CRB.2
07093h
to
Reserved
07097h
A7DIR
IOPA7
A6DIR
IOPA6
A5DIR
IOPA5
A4DIR
IOPA4
A3DIR
IOPA3
A2DIR
IOPA2
A1DIR
IOPA1
A0DIR
IOPA0
07098h
07099h
0709Ah
0709Bh
0709Ch
0709Dh
0709Eh
0709Fh
PADATDIR
PBDATDIR
PCDATDIR
PDDATDIR
Reserved
B7DIR
IOPB7
B6DIR
IOPB6
B5DIR
IOPB5
B4DIR
IOPB4
B3DIR
IOPB3
B2DIR
IOPB2
B1DIR
IOPB1
B0DIR
IOPB0
Reserved
C7DIR
IOPC7
C6DIR
IOPC6
C5DIR
IOPC5
C4DIR
IOPC4
C3DIR
IOPC3
C2DIR
IOPC2
C1DIR
IOPC1
C0DIR
IOPC0
Reserved
D7DIR
IOPD7
D6DIR
IOPD6
D5DIR
IOPD5
D4DIR
IOPD4
D3DIR
IOPD3
D2DIR
IOPD2
D1DIR
IOPD1
D0DIR
IOPD0
Reserved
CONTROLLER AREA NETWORK (CAN) CONFIGURATION CONTROL REGISTERS
—
MD3
TA5
TRS5
RFP3
RMP3
—
—
MD2
TA4
—
ME5
TA3
—
ME4
TA2
—
ME3
AA5
—
ME2
AA4
—
ME1
—
ME0
07100h
07101h
07102h
07103h
07104h
07105h
07106h
07107h
07108h
MDER
TCR
AA3
AA2
TRS4
RFP2
RMP2
—
TRS3
RFP1
RMP1
SUSP
—
TRS2
RFP0
RMP0
CCR
—
TRR5
RML3
OPC3
PDR
—
TRR4
RML2
OPC2
DBO
—
TRR3
RML1
OPC1
WUBA
MBNR1
—
TRR2
RML0
OPC0
CDR
MBNR0
—
RCR
MCR
BCR2
BCR1
ESR
ABO
—
STM
—
—
—
—
—
BRP7
—
BRP6
—
BRP5
—
BRP4
—
BRP3
—
BRP2
SBG
TSEG2–2
—
BRP1
SJW1
TSEG2–1
—
BRP0
SJW0
TSEG2–0
FER
SAM
—
TSEG1–3
—
TSEG1–2
—
TSEG1–1
—
TSEG1–0
—
BEF
—
SA1
—
CRCE
—
SER
—
ACKE
—
BO
EP
EW
—
—
—
GSR
CEC
—
—
SMA
TEC5
REC5
CCE
TEC4
REC4
PDA
TEC3
REC3
—
RM
TM
TEC7
REC7
TEC6
REC6
TEC2
REC2
TEC1
REC1
TEC0
REC0
107
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
CONTROLLER AREA NETWORK (CAN) CONFIGURATION CONTROL REGISTERS (CONTINUED)
—
—
MIF5
AAIF
MIF4
MIF3
MIF2
MIF1
EPIF
MIF0
WLIF
07109h
0710Ah
0710Bh
0710Ch
0710Dh
0710Eh
CAN_IFR
CAN_IMR
LAM0_H
LAM0_L
LAM1_H
LAM1_L
—
RMLIF
—
WDIF
WUIF
BOIF
MIL
MIM5
MIM4
MIM3
MIM2
MIM1
MIM0
EIL
RMLIM
—
AAIM
WDIM
WUIM
BOIM
EPIM
WLIM
LAMI
—
LAM0–28
LAM0–20
LAM0–12
LAM0–4
LAM1–28
LAM1–20
LAM1–12
LAM1–4
LAM0–27
LAM0–19
LAM0–11
LAM0–3
LAM1–27
LAM1–19
LAM1–11
LAM1–3
LAM0–26
LAM0–18
LAM0–10
LAM0–2
LAM1–26
LAM1–18
LAM1–10
LAM1–2
LAM0–25
LAM0–17
LAM0–9
LAM0–1
LAM1–25
LAM1–17
LAM1–9
LAM1–1
LAM0–24
LAM0–16
LAM0–8
LAM0–0
LAM1–24
LAM1–16
LAM1–8
LAM1–0
LAM0–23
LAM0–15
LAM0–7
LAMI
LAM0–22
LAM0–14
LAM0–6
—
LAM0–21
LAM0–13
LAM0–5
—
LAM1–23
LAM1–15
LAM1–7
LAM1–22
LAM1–14
LAM1–6
LAM1–21
LAM1–13
LAM1–5
0710Fh
to
Reserved
071FFh
Message Object #0
IDL–15
IDL–7
IDE
IDL–14
IDL–6
AME
IDH–22
—
IDL–13
IDL–5
AAM
IDH–21
—
IDL–12
IDL–11
IDL–3
IDH–27
IDH–19
—
IDL–10
IDL–2
IDH–26
IDH–18
—
IDL–9
IDL–1
IDH–25
IDH–17
—
IDL–8
IDL–0
IDH–24
IDH–16
—
07200h
07201h
MSGID0L
MSGID0H
MSGCTRL0
IDL–4
IDH–28
IDH–20
—
IDH–23
—
07202h
07203h
07204h
—
—
—
RTR
DLC3
DLC2
DLC1
DLC0
Reserved
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
D8
D0
MBX0A
MBX0B
MBX0C
MBX0D
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
07205h
07206h
07207h
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
Message Object #1
IDL–15
IDL–7
IDE
IDL–14
IDL–6
AME
IDH–22
—
IDL–13
IDL–5
AAM
IDH–21
—
IDL–12
IDL–11
IDL–3
IDH–27
IDH–19
—
IDL–10
IDL–2
IDH–26
IDH–18
—
IDL–9
IDL–1
IDH–25
IDH–17
—
IDL–8
IDL–0
IDH–24
IDH–16
—
07208h
07209h
MSGID1L
MSGID1H
MSGCTRL1
IDL–4
IDH–28
IDH–20
—
IDH–23
—
0720Ah
0720Bh
0720Ch
—
—
—
RTR
DLC3
DLC2
DLC1
DLC0
Reserved
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D8
D0
D8
D0
MBX1A
MBX1B
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
0720Dh
108
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
CONTROLLER AREA NETWORK (CAN) CONFIGURATION CONTROL REGISTERS (CONTINUED)
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D8
D0
D8
D0
0720Eh
0720Fh
MBX1C
MBX1D
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
Message Object #2
IDL–15
IDL–7
IDE
IDL–14
IDL–6
AME
IDH–22
—
IDL–13
IDL–5
AAM
IDH–21
—
IDL–12
IDL–11
IDL–3
IDH–27
IDH–19
—
IDL–10
IDL–2
IDH–26
IDH–18
—
IDL–9
IDL–1
IDH–25
IDH–17
—
IDL–8
IDL–0
IDH–24
IDH–16
—
07210h
07211h
MSGID2L
MSGID2H
MSGCTRL2
IDL–4
IDH–28
IDH–20
—
IDH–23
—
07212h
07213h
07214h
—
—
—
RTR
DLC3
DLC2
DLC1
DLC0
Reserved
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
D8
D0
MBX2A
MBX2B
MBX2C
MBX2D
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
07215h
07216h
07217h
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
Message Object #3
IDL–15
IDL–7
IDE
IDL–14
IDL–6
AME
IDH–22
—
IDL–13
IDL–5
AAM
IDH–21
—
IDL–12
IDL–11
IDL–3
IDH–27
IDH–19
—
IDL–10
IDL–2
IDH–26
IDH–18
—
IDL–9
IDL–1
IDH–25
IDH–17
—
IDL–8
IDL–0
IDH–24
IDH–16
—
07218h
07219h
MSGID3L
MSGID3H
MSGCTRL3
IDL–4
IDH–28
IDH–20
—
IDH–23
—
0721Ah
0721Bh
0721Ch
—
—
—
RTR
DLC3
DLC2
DLC1
DLC0
Reserved
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
D8
D0
MBX3A
MBX3B
MBX3C
MBX3D
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
0721Dh
0721Eh
0721Fh
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
Message Object #4
IDL–15
IDL–7
IDE
IDL–14
IDL–6
AME
IDL–13
IDL–5
AAM
IDL–12
IDL–11
IDL–3
IDL–10
IDL–2
IDL–9
IDL–1
IDL–8
IDL–0
07220h
07221h
MSGID4L
MSGID4H
IDL–4
IDH–28
IDH–20
IDH–27
IDH–19
IDH–26
IDH–18
IDH–25
IDH–17
IDH–24
IDH–16
IDH–23
IDH–22
IDH–21
109
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
CONTROLLER AREA NETWORK (CAN) CONFIGURATION CONTROL REGISTERS (CONTINUED)
—
—
—
—
—
—
—
—
—
—
—
07222h
07223h
07224h
MSGCTRL4
RTR
DLC3
DLC2
DLC1
DLC0
Reserved
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
D8
D0
MBX4A
MBX4B
MBX4C
MBX4D
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
07225h
07226h
07227h
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
Message Object #5
IDL–15
IDL–7
IDE
IDL–14
IDL–6
AME
IDH–22
—
IDL–13
IDL–5
AAM
IDH–21
—
IDL–12
IDL–11
IDL–3
IDH–27
IDH–19
—
IDL–10
IDL–2
IDH–26
IDH–18
—
IDL–9
IDL–1
IDH–25
IDH–17
—
IDL–8
IDL–0
IDH–24
IDH–16
—
07228h
07229h
MSGID5L
MSGID5H
MSGCTRL5
IDL–4
IDH–28
IDH–20
—
IDH–23
—
0722Ah
0722Bh
0722Ch
—
—
—
RTR
DLC3
DLC2
DLC1
DLC0
Reserved
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
D8
D0
MBX5A
MBX5B
MBX5C
MBX5D
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
0722Dh
0722Eh
0722Fh
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
07230h
to
Reserved
073FFh
GENERAL-PURPOSE (GP) TIMER CONFIGURATION CONTROL REGISTERS
—
T1TOADC(0)
D15
T2STAT
TCOMPOE
D14
T1STAT
—
T2TOADC
T1TOADC(1)
07400h
07401h
07402h
07403h
07404h
07405h
GPTCON
T1CNT
T1CMPR
T1PR
—
T2PIN
T1PIN
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D8
D0
D7
D6
D15
D14
D13
D5
D12
D11
D10
D2
D9
D8
D7
D6
D4
D3
D1
D0
D15
D14
D13
D5
D12
D11
D10
D2
D9
D8
D7
D6
D4
D3
D1
D0
FREE
TSWT1
D15
SOFT
TENABLE
D14
—
TMODE1
TCLKS0
D12
TMODE0
TCLD1
D11
TPS2
TPS1
TECMPR
D9
TPS0
SELT1PR
D8
T1CON
T2CNT
TCLKS1
D13
D5
TCLD0
D10
D7
D6
D4
D3
D2
D1
D0
110
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
GENERAL-PURPOSE (GP) TIMER CONFIGURATION CONTROL REGISTERS (CONTINUED)
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D8
D0
07406h
07407h
07408h
T2CMPR
T2PR
D15
D14
D13
D5
D12
D11
D10
D9
D8
D7
D6
D4
D3
D2
D1
D0
FREE
TSWT1
SOFT
TENABLE
—
TMODE1
TCLKS0
TMODE0
TCLD1
TPS2
TCLD0
TPS1
TECMPR
TPS0
SELT1PR
T2CON
TCLKS1
07409h
to
Reserved
07410h
FULL AND SIMPLE COMPARE UNIT REGISTERS
CENABLE
—
CLD1
—
CLD0
—
SVENABLE
—
ACTRLD1
—
ACTRLD0
—
FCOMPOE
—
—
—
07411h
07412h
07413h
07414h
07415h
07416h
07417h
COMCON
ACTR
Reserved
SVRDIR
D2
D1
D0
CMP6ACT1
CMP2ACT1
CMP6ACT0
CMP2ACT0
CMP5ACT1
CMP1ACT1
CMP5ACT0
CMP1ACT0
CMP4ACT1
CMP4ACT0
CMP3ACT1
CMP3ACT0
Reserved
—
—
—
—
DBT3
DBT2
DBT1
—
DBT0
—
DBTCON
EDBT3
EDBT2
EDBT1
DBTPS2
DBTPS1
DBTPS0
Reserved
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
CMPR1
CMPR2
CMPR3
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
07418h
07419h
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
0741Ah
to
Reserved
0741Fh
CAPTURE UNIT REGISTERS
CAPRES
CAPQEPN
CAP3EN
CAP2EDGE
—
—
CAP3TSEL
CAP12TSEL
CAP3TOADC
07420h
07421h
07422h
CAPCON
CAP1EDGE
CAP3EDGE
—
Reserved
—
CAP3FIFO
CAP2FIFO
CAP1FIFO
CAPFIFO
CAP1FIFO
CAP2FIFO
CAP3FIFO
—
D15
D7
—
D14
D6
—
D13
D5
—
D12
D4
—
D10
D2
—
—
D11
D3
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
07423h
07424h
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
07425h
07426h
Reserved
111
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
register file compilation (continued)
Table 24. Register File Compilation (Continued)
ADDR
BIT 15
BIT 7
BIT 14
BIT 6
BIT 13
BIT 5
BIT 12
BIT 4
BIT 11
BIT 3
BIT 10
BIT 2
BIT 9
BIT 1
BIT 8
BIT 0
REG
CAPTURE UNIT REGISTERS (CONTINUED)
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D9
D1
D9
D1
D8
D0
D8
D0
D8
D0
07427h
07428h
07429h
CAP1FBOT
CAP2FBOT
CAP3FBOT
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
0742Ah
to
Reserved
0742Bh
EVENT MANAGER (EV) INTERRUPT CONTROL REGISTERS
T1OFINT
ENA
T1UFINT
ENA
T1CINT
ENA
—
—
—
—
—
0742Ch
EVIMRA
T1PINT
ENA
CMP3INT
ENA
CMP2INT
ENA
CMP1INT
ENA
PDPINT
ENA
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0742Dh
0742Eh
EVIMRB
EVIMRC
T2OFINT
ENA
T2UFINT
ENA
T2CINT
ENA
T2PINT
ENA
—
—
—
—
CAP3INT
ENA
CAP2INT
ENA
CAP1INT
ENA
—
T1OFINT
FLAG
T1UFINT
FLAG
T1CINT
FLAG
—
—
—
—
—
0742Fh
EVIFRA
T1PINT
FLAG
CMP3INT
FLAG
CMP2INT
FLAG
CMP1INT
FLAG
PDPINT
FLAG
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
07430h
07431h
EVIFRB
EVIFRC
T2OFINT
FLAG
T2UFINT
FLAG
T2CINT
FLAG
T2PINT
FLAG
—
—
—
—
CAP3INT
FLAG
CAP2INT
FLAG
CAP1INT
FLAG
—
07432h
to
Reserved
0743Fh
I/O MEMORY SPACE
FLASH CONTROL MODE REGISTER
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
FF0Fh
FCMR
WSGR
WAIT-STATE GENERATOR CONTROL REGISTER
—
—
—
—
—
BVIS.1
BVIS.0
ISWS.2
0FFFFh
ISWS.1
ISWS.0
DSWS.2
DSWS.1
DSWS.0
PSWS.2
PSWS.1
PSWS.0
112
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
MECHANICAL DATA
PGE (S-PQFP-G144)
PLASTIC QUAD FLATPACK
108
73
109
72
0,27
0,17
M
0,08
0,50
0,13 NOM
144
37
1
36
Gage Plane
17,50 TYP
20,20
SQ
19,80
0,25
0,05 MIN
22,20
SQ
0°–7°
21,80
0,75
0,45
1,45
1,35
Seating Plane
0,08
1,60 MAX
4040147/C 11/96
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
Typical Thermal Resistance Characteristics
PARAMETER
DESCRIPTION
°C/W
Θ
Junction-to-ambient
35
JA
JC
Θ
Junction-to-case
8.5
113
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
MECHANICAL DATA
FN (S-PQCC-J**)
PLASTIC J-LEADED CHIP CARRIER
20 PIN SHOWN
Seating Plane
0.004 (0,10)
0.180 (4,57) MAX
0.120 (3,05)
D
0.090 (2,29)
D1
0.020 (0,51) MIN
3
1
19
0.032 (0,81)
0.026 (0,66)
4
18
D2/E2
D2/E2
E
E1
8
14
0.021 (0,53)
0.013 (0,33)
0.050 (1,27)
9
13
0.007 (0,18)
M
0.008 (0,20) NOM
D/E
D1/E1
D2/E2
NO. OF
PINS
**
MIN
0.385 (9,78)
MAX
MIN
MAX
MIN
MAX
0.395 (10,03)
0.350 (8,89)
0.356 (9,04)
0.141 (3,58)
0.191 (4,85)
0.291 (7,39)
0.341 (8,66)
0.169 (4,29)
0.219 (5,56)
0.319 (8,10)
0.369 (9,37)
20
28
44
52
68
84
0.485 (12,32) 0.495 (12,57) 0.450 (11,43) 0.456 (11,58)
0.685 (17,40) 0.695 (17,65) 0.650 (16,51) 0.656 (16,66)
0.785 (19,94) 0.795 (20,19) 0.750 (19,05) 0.756 (19,20)
0.985 (25,02) 0.995 (25,27) 0.950 (24,13) 0.958 (24,33) 0.441 (11,20) 0.469 (11,91)
1.185 (30,10) 1.195 (30,35) 1.150 (29,21) 1.158 (29,41) 0.541 (13,74) 0.569 (14,45)
4040005/B 03/95
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-018
Typical Thermal Resistance Characteristics
PARAMETER
DESCRIPTION
°C/W
Θ
Junction-to-ambient
48
JA
JC
Θ
Junction-to-case
11
114
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
MECHANICAL DATA
PG (R-PQFP-G64)
PLASTIC QUAD FLATPACK
0,45
0,20
0,25
M
1,00
51
33
52
32
14,20 18,00
12,00 TYP
13,80 17,20
64
20
1
19
0,15 NOM
18,00 TYP
20,20
19,80
24,40
23,60
Gage Plane
0,25
0,10 MIN
2,70 TYP
0°–10°
1,10
0,70
Seating Plane
3,10 MAX
0,10
4040101/B 03/95
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Contact field sales office to determine if a tighter coplanarity requirement is available for this package.
Typical Thermal Resistance Characteristics
PARAMETER
DESCRIPTION
°C/W
Θ
Junction-to-ambient
35
JA
JC
Θ
Junction-to-case
11
115
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1999, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明