TPS2060DRB [TI]

2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8, PLASTIC, SON-8;
TPS2060DRB
型号: TPS2060DRB
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8, PLASTIC, SON-8

光电二极管
文件: 总35页 (文件大小:1466K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
D−8  
DGN−8 DRB−8  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES  
Check for Samples: TPS2060, TPS2064, TPS2068, TPS2069  
1
FEATURES  
APPLICATIONS  
2
70-mHigh-Side MOSFET  
Heavy Capacitive Loads  
Short-Circuit Protections  
1.5-A Continuous Current  
Thermal and Short-Circuit Protection  
Accurate Current Limit (1.6 A min, 2.6 A max)  
Operating Range: 2.7 V to 5.5 V  
0.6-ms Typical Rise Time  
TPS2060/TPS2064  
DRB PACKAGES  
(TOP VIEW)  
TPS2060/TPS2064  
DGN PACKAGE  
(TOP VIEW)  
8
7
6
5
1
GND  
IN  
1
2
3
4
8
7
6
5
OC1  
OC1  
GND  
IN  
OUT1  
OUT2  
OC2  
2
3
OUT1  
OUT2  
OC2  
EN1  
EN2  
EN1  
4
Undervoltage Lockout  
EN2  
TPS2068  
D PACKAGE  
(TOP VIEW)  
Deglitched Fault Report (OC)  
No OC Glitch During Power Up  
1-μA Maximum Standby Supply Current  
Reverse Current Blocking  
GND  
IN  
1
2
3
4
8
7
6
5
OUT  
OUT  
OUT  
OC  
IN  
TPS2060/64 Temperature Range: 0°C to 70°C  
EN  
TPS2068/69 DGN Package Temperature  
Range: 40°C to 85°C  
TPS2068  
DGN PACKAGE  
(TOP VIEW)  
TPS2069  
DGN PACKAGE  
(TOP VIEW)  
TPS2068 D Package Temperature Range:  
0°C to 70°C  
GND  
1
2
3
4
8
7
6
5
GND  
IN  
1
2
3
4
8
7
6
5
OUT  
OUT  
OUT  
OC  
OUT  
OUT  
OUT  
OC  
IN  
IN  
IN  
UL Listed File No. E169910  
EN  
EN  
TPS2068/69: CB Certified  
† All enable inputs are active high for the TPS2064 devices.  
DESCRIPTION  
The TPS206x power-distribution switches are intended for applications where heavy capacitive loads and  
short-circuits are likely to be encountered. This device incorporates 70-mN-channel MOSFET power switches  
for power-distribution systems that require single or dual power switches in a single package. Each switch is  
controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the  
power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no  
external components and allows operation from supplies as low as 2.7 V.  
When the output load exceeds the current-limit threshold or a short is present, the device limits the output current  
to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When  
continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction  
temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal  
shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains  
off until valid input voltage is present. Current limit is typically 2.1 A.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
PowerPad is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with  
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.  
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more  
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.  
AVAILABLE OPTION AND ORDERING INFORMATION  
RECOMMENDED  
MAXIMUM  
CONTINUOUS  
LOAD CURRENT  
TYPICAL  
SHORT-CIRCUIT  
CURRENT LIMIT  
AT 25°C  
PACKAGED  
DEVICES  
(1) (2)  
NUMBER OF  
SWITCHES  
TA  
ENABLE  
MSOP (DGN)  
SON (DRB)  
Active low  
Active high  
Active low  
Active high  
Active low  
TPS2060DGN  
TPS2064DGN  
TPS2068DGN  
TPS2069DGN  
TPS2068D  
TPS2060DRB  
TPS2064DRB  
0°C to 70°C  
Dual  
1.5 A  
2.1 A  
40°C to 85°C  
0°C to 70°C  
Single  
Single  
(1) The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2060DGN).  
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
website at www.ti.com.  
ABSOLUTE MAXIMUM RATINGS  
over operating free-air temperature range unless otherwise noted(1)  
UNIT  
Input voltage range, VI(IN)  
0.3 V to 6 V  
0.3 V to 6 V  
VI  
Input voltage range, VI(/ENx), VI(ENx)  
Voltage range, VI(/OC), VI(/OCx)  
0.3 V to 6 V  
VO  
IO  
Output voltage range, VO(OUT), VO(OUTx)  
Continuous output current, IO(OUT), IO(OUTx)  
Continuous total power dissipation  
0.3 V to 6 V  
Internally limited  
See Dissipation Rating Table  
0°C to 105°C  
40°C to 105°C  
0°C to 105°C  
65°C to 150°C  
2 kV  
TPS2060/64  
Operating virtual junction temperature  
range  
TJ  
TPS2068/69 (DGN Package)  
TPS2068 (D Package)  
Tstg  
Storage temperature range  
Human body model MIL-STD-883C  
Charge device model (CDM)  
ESD Electrostatic discharge protection  
500 V  
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating  
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
DISSIPATING RATING TABLE(1)  
THERMAL  
RESISTANCE  
θJA  
T
A < 25°C  
DERATING  
FACTOR  
ABOVE TA = 25°C  
TA = 70°C  
POWER RATING  
TA = 85°C  
POWER RATING  
PACKAGE  
POWER RATING  
DGN-8(2)  
D-8  
DRB-8 (Low-K)(3)  
DRB-8 (High-K)(4)  
1370 mW  
585.82 mW  
370 mW  
17 mW/°C  
5.8582 mW/°C  
3.71 mW/°C  
16.67 mW/°C  
600 mW  
322.20 mW  
203 mW  
342 mW  
234.32 mW  
148 mW  
270 °CW  
60 °CW  
1600 mW  
916 mW  
866 mW  
(1) Heatsink the PowerPadper the recommendations of SLMA002. PCB used for recommendations per appendix A4.  
(2) See Recommended Operating Conditions Table for PowerPad connection guidelines to meet qualifying conditions for CB Certificate.  
(3) Soldered PowerPAD on a standard 2-layer PCB without vias for thermal pad. See TI application note SLMA002 for further details.  
(4) Soldered PowerPAD on a standard 4-layer PCB with vias for thermal pad. See TI application note SLMA002 for further details.  
2
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
RECOMMENDED OPERATING CONDITIONS(1)  
MIN  
2.7  
0
MAX  
5.5  
UNIT  
Input voltage, VI(IN)  
VI  
V
V
A
Input voltage, VI(ENx), VI(/ENx)  
5.5  
IO  
Continuous output current, IO(OUTx)  
0
1.5  
TPS2060/64  
0
105  
105  
105  
TJ  
Operating virtual junction temperature  
TPS2068/69 (DGN Package)  
TPS2068 (D Package)  
40  
0
°C  
(1) The PowerPad must be connected externally to GND pin to meet qualifying conditions for CB Certificate (DGN package only).  
ELECTRICAL CHARACTERISTICS  
0°C TJ 105°C for the TPS2060/64 and TPS2068 (D package), plus 40°C TJ 105° for the  
TPS2068/69 (DGN package), VI(IN) = 5.5 V, IO = 1 A, VI(/ENx) = 0 V, or VI(ENx) = 5.5 V (unless otherwise noted).  
PARAMETER  
TEST CONDITIONS(1)  
MIN  
TYP  
MAX  
UNIT  
POWER SWITCH  
Static drain-source on-state resistance,  
5-V operation and  
3.3-V operation  
VI(IN) = 5 V or 3.3 V, IO = 1.5 A  
70  
75  
115  
125  
mΩ  
mΩ  
rDS(on)  
Static drain-source on-state resistance,  
2.7-V operation  
VI(IN) = 2.7 V, IO = 1.5 A  
VI(IN) = 5.5 V  
VI(IN) = 2.7 V  
VI(IN) = 5.5 V  
VI(IN) = 2.7 V  
0.6  
0.4  
1.5  
1
tr  
tf  
Rise time, output  
Fall time, output  
CL = 1 μF,  
RL = 5 Ω  
TJ = 25°C  
ms  
0.05  
0.05  
0.5  
0.5  
ENABLE INPUT EN OR EN  
VIH  
VIL  
II  
High-level input voltage  
2.7 V < VI(IN) < 5.5 V  
2.7 V < VI(IN) < 5.5 V  
2
V
Low-level input voltage  
Input current  
0.8  
0.5  
3
VI(/ENx) = 0 V or 5.5 V, VI(ENx) = 0 V or 5.5 V  
CL = 100 μF, RL = 5 Ω  
-0.5  
μA  
ms  
ton  
toff  
Turnon time  
Turnoff time  
CL = 100 μF, RL = 5 Ω  
10  
CURRENT LIMIT  
VI(IN) = 5 V, OUT connected to GND, device enabled into  
short-circuit  
IOS  
Short-circuit output current  
1.6  
2.1  
2.6  
A
A
TPS2060/64  
TPS2068/69  
3.2  
3.9  
3.4  
VI(IN) = 5 V, Current ramp  
(100 A/s) on OUT  
IOC_TRIP  
Overcurrent trip threshold  
Short-circuit output current  
2.3  
3.2  
2.85  
VI(IN) = 5 V, OUT1 and OUT2 connected to GND, Device enabled  
into short-circuit, current measured at VI(IN)  
(2)  
IOS  
4.2  
6.4  
5.2  
7.8  
A
A
Overcurrent trip threshold  
TPS2060/64  
VI(IN) = 5 V, Current ramp (100 A/s) on OUT1 and OUT2 tied  
together, current measured at VI(IN)  
(2)  
IOC_TRIP  
IOL  
TJ = 25°C  
0.5  
0.5  
50  
50  
43  
43  
1
5
No load on OUT, VI(/ENx) = 5.5 V,  
Supply current, low-level output  
μA  
μA  
μA  
or VI(ENx) = 0 V  
Over TJ range  
TJ = 25°C  
70  
90  
60  
70  
Supply current, high-level output  
TPS2060/64  
No load on OUT, VI(/ENx) = 0 V,  
IOH  
or VI(ENx) = 5.5 V  
Over TJ range  
TJ = 25°C  
Supply current, high-level output  
TPS2068/69  
No load on OUT, VI(/ENx) = 0 V,  
IOH  
or VI(ENx) = 5.5 V  
Over TJ range  
OUT connected to ground, VI(/ENx) = 5.5 V,  
or VI(ENx) = 0 V  
Ilkg  
Leakage current  
1
μA  
μA  
Reverse leakage current  
VI(OUTx) = 5.5 V, IN = ground  
TJ = 25°C  
0.2  
UNDERVOLTAGE LOCKOUT  
Low-level input voltage, IN  
Hysteresis, IN  
2
2.5  
V
TJ = 25°C  
75  
mV  
(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account  
separately.  
(2) This configuration has not been tested for UL certification.  
Copyright © 20052011, Texas Instruments Incorporated  
3
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
ELECTRICAL CHARACTERISTICS (continued)  
0°C TJ 105°C for the TPS2060/64 and TPS2068 (D package), plus 40°C TJ 105° for the  
TPS2068/69 (DGN package), VI(IN) = 5.5 V, IO = 1 A, VI(/ENx) = 0 V, or VI(ENx) = 5.5 V (unless otherwise noted).  
PARAMETER  
TEST CONDITIONS(1)  
MIN  
TYP  
MAX  
UNIT  
OVERCURRENT OCx  
VOL(/OCx)  
Output low voltage  
Off-state current  
OC deglitch  
IO(/OCx) = 5 mA  
0.4  
1
V
VO(/OCx) = 5 V or 3.3 V  
μA  
ms  
OCx assertion or deassertion  
4
8
15  
THERMAL SHUTDOWN(3)  
Thermal shutdown threshold  
135  
125  
°C  
°C  
°C  
Recovery from thermal shutdown  
Hysteresis  
10  
(3) The thermal shutdown only reacts under overcurrent conditions.  
DEVICE INFORMATION  
Pin Functions  
PINS  
I/O  
DESCRIPTION  
DGN and DRB PACKAGES  
NAME TPS2060 TPS2064  
EN1  
EN2  
EN1  
EN2  
GND  
IN  
3
4
3
I
I
I
I
Enable input, logic low turns on power switch IN-OUT1  
Enable input, logic low turns on power switch IN-OUT2  
Enable input, logic high turns on power switch IN-OUT1  
Enable input, logic high turns on power switch IN-OUT2  
Ground  
1
4
1
2
2
I
Input voltage  
OC1  
OC2  
OUT1  
OUT2  
8
8
O
O
O
O
Overcurrent, open-drain output, active low, IN-OUT1  
Overcurrent, open-drain output, active low, IN-OUT2  
Power-switch output, IN-OUT1  
5
5
7
7
6
6
Power-switch output, IN-OUT2  
PowerPad PowerPad  
Connect to GND  
4
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
Functional Block Diagram (TPS2060 and TPS2064)  
OC1  
Thermal  
Sense  
GND  
Deglitch  
EN1  
(See Note B)  
Current  
Limit  
Driver  
Charge  
Pump  
(See Note A)  
CS  
CS  
OUT1  
OUT2  
UVLO  
(See Note A)  
IN  
Charge  
Pump  
Current  
Limit  
Driver  
OC2  
EN2  
(See Note B)  
Thermal  
Sense  
Deglitch  
A. Current sense.  
B. Active low (ENx) for TPS2060. Active high (ENx) for TPS2064.  
Copyright © 20052011, Texas Instruments Incorporated  
5
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
DEVICE INFORMATION  
Pin Functions (TPS2068 and TPS2069)  
PINS  
I/O  
DESCRIPTION  
NAME  
EN  
TPS2068  
TPS2069  
4
I
I
Enable input, logic low turns on power switch  
Enable input, logic high turns on power switch  
Ground  
EN  
4
GND  
IN  
1
2, 3  
1
2, 3  
I
Input voltage  
OC  
OUT  
5
5
O
O
Overcurrent, open-drain output, active-low  
Power-switch output  
Connect to GND (DGN Package Only)(1)  
6, 7, 8  
PowerPad  
6, 7, 8  
PowerPad  
(1) See the Recommended Operating Conditions Table for PowerPad connection guidelines to meet qualifying conditions for CB Certificate  
(DGN package only).  
Functional Block Diagram (TPS2068 and TPS2069)  
(See Note A)  
CS  
OUT  
IN  
Charge  
Pump  
Current  
Limit  
EN  
Driver  
(See Note B)  
OC  
UVLO  
Deglitch  
Thermal  
Sense  
GND  
A. Current sense.  
B. Active low (EN) for TPS2068. Active high (EN) for TPS2069.  
6
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
PARAMETER MEASUREMENT INFORMATION  
OUT  
t
f
t
r
R
L
C
L
V
90%  
10%  
O(OUT)  
90%  
10%  
TEST CIRCUIT  
50%  
90%  
50%  
50%  
50%  
V
V
I(EN)  
I(EN)  
t
off  
t
off  
t
on  
t
on  
90%  
V
V
O(OUT)  
O(OUT)  
10%  
10%  
VOLTAGE WAVEFORMS  
Figure 1. Test Circuit and Voltage Waveforms  
RL = 5 W,  
CL = 1 mF,  
VI(EN)  
VI(EN)  
TA = 25 °C  
5 V/div  
5 V/div  
RL = 5 W,  
CL = 1 mF,  
TA = 25 °C  
VO(OUT)  
2 V/div  
VO(OUT)  
2 V/div  
t - Time - 400 ms  
t - Time - 400 ms  
Figure 2. Turnon Delay and Rise Time With 1-μF  
Figure 3. Turnoff Delay and Fall Time With 1-μF  
Load  
Load  
Copyright © 20052011, Texas Instruments Incorporated  
7
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
PARAMETER MEASUREMENT INFORMATION (continued)  
RL = 5 W,  
CL = 100 mF,  
TA = 25 °C  
VI(EN)  
VI(EN)  
5 V/div  
5 V/div  
RL = 5 W,  
CL = 100 mF,  
TA = 25 °C  
VO(OUT)  
2 V/div  
VO(OUT)  
2 V/div  
t - Time - 400 ms  
t - Time - 400 ms  
Figure 4. Turnon Delay and Rise Time With 100-μF Figure 5. Turnoff Delay and Fall Time With 100-μF  
Load  
Load  
V
= 5 V,  
= 3 W,  
= 255C  
IN  
R
T
L
V
I(EN)  
A
5 V/div  
V
I(EN)  
5 V/div  
220 mF  
470 mF  
I
100 mF  
O(OUT)  
1 A/div  
I
O(OUT)  
500 mA/div  
t − Time − 500 ms/div  
t − Time − 500 ms/div  
Figure 6. Short-Circuit Current,  
Device Enabled Into Short  
Figure 7. Inrush Current With Different  
Load Capacitance  
8
Copyright © 20052011, Texas Instruments Incorporated  
 
 
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
PARAMETER MEASUREMENT INFORMATION (continued)  
VO(OCx)  
2 V/div  
IO(OUT)  
1 A/div  
t - Time - 2 ms/div  
Figure 8. 0.6-Load Connected to Enabled Device  
TYPICAL CHARACTERISTICS  
TURNON TIME  
TURNOFF TIME  
vs  
vs  
INPUT VOLTAGE  
INPUT VOLTAGE  
1.0  
2
1.9  
1.8  
1.7  
C
R
T
= 100 mF,  
= 5 W,  
= 255C  
C
R
T
= 100 mF,  
= 5 W,  
= 255C  
L
L
L
L
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
A
A
1.6  
1.5  
0.1  
0
2
3
4
5
6
2
3
4
5
6
V − Input Voltage − V  
I
V − Input Voltage − V  
I
Figure 9.  
Figure 10.  
Copyright © 20052011, Texas Instruments Incorporated  
9
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
TYPICAL CHARACTERISTICS (continued)  
RISE TIME  
FALL TIME  
vs  
vs  
INPUT VOLTAGE  
INPUT VOLTAGE  
0.25  
0.2  
0.6  
0.5  
0.4  
C
R
T
= 1 mF,  
= 5 W,  
= 255C  
C
R
T
= 1 mF,  
= 5 W,  
= 255C  
L
L
L
L
A
A
0.15  
0.1  
0.3  
0.2  
0.05  
0
0.1  
0
2
3
4
5
6
2
3
4
5
6
V − Input Voltage − V  
I
V − Input Voltage − V  
I
Figure 11.  
Figure 12.  
TPS2060, TPS2064  
TPS2068, TPS2069  
SUPPLY CURRENT, OUTPUT ENABLED  
SUPPLY CURRENT, OUTPUT ENABLED  
vs  
vs  
JUNCTION TEMPERATURE  
JUNCTION TEMPERATURE  
60  
50  
40  
30  
20  
70  
VI = 5.5 V  
V = 5.5 V  
I
60  
50  
40  
30  
20  
10  
0
VI = 5 V  
V = 5 V  
I
V = 3.3 V  
I
V = 2.7 V  
I
VI = 2.7 V  
VI = 3.3 V  
10  
0
−50  
0
50  
100  
150  
-50  
0
50  
100  
150  
T − Junction Temperature − 5C  
J
TJ - Junction Temperature - °C  
Figure 13.  
Figure 14.  
10  
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
TYPICAL CHARACTERISTICS (continued)  
SUPPLY CURRENT, OUTPUT DISABLED  
STATIC DRAIN-SOURCE ON-STATE RESISTANCE  
vs  
vs  
JUNCTION TEMPERATURE  
JUNCTION TEMPERATURE  
120  
100  
80  
60  
40  
20  
0
0.5  
I
O
= 0.5 A  
V = 5.5 V  
I
0.45  
Out1 = 5 V  
V = 5 V  
I
0.4  
0.35  
0.3  
Out1 = 3.3 V  
Out1 = 2.7 V  
V = 3.3 V  
I
V = 2.7 V  
I
0.25  
0.2  
0.15  
0.1  
0.05  
0
−50  
0
50  
100  
150  
−50  
0
50  
100  
150  
T − Junction Temperature − 5C  
J
T − Junction Temperature − 5C  
J
Figure 15.  
Figure 16.  
SHORT-CIRCUIT OUTPUT CURRENT  
UNDERVOLTAGE LOCKOUT  
vs  
vs  
JUNCTION TEMPERATURE  
JUNCTION TEMPERATURE  
2.3  
2.6  
UVLO Rising  
2.5  
2.4  
2.26  
VI = 3.3 V  
VI = 2.7 V  
2.3  
2.22  
2.18  
2.2  
2.1  
UVLO Falling  
VI = 5.5 V  
VI = 5 V  
2
1.9  
1.8  
1.7  
1.6  
2.14  
2.1  
−50  
0
50  
100  
150  
-50  
0
50  
100  
150  
T − Junction Temperature − 5C  
J
TJ - Junction Temperature - °C  
Figure 17.  
Figure 18.  
Copyright © 20052011, Texas Instruments Incorporated  
11  
 
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
TYPICAL CHARACTERISTICS (continued)  
CURRENT-LIMIT RESPONSE  
vs  
PEAK CURRENT  
200  
150  
100  
V = 5 V,  
I
TA = 25 °C  
50  
0
0
2.5  
5
7.5  
10  
Peak Current - A  
Figure 19.  
12  
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
APPLICATION INFORMATION  
POWER-SUPPLY CONSIDERATIONS  
TPS2060  
2
Power Supply  
2.7 V to 5.5 V  
IN  
7
6
Load  
OUT1  
0.1 µF  
0.1 µF  
22 µF  
22 µF  
8
OC1  
EN1  
OC2  
3
5
Load  
OUT2  
0.1 µF  
4
EN2  
GND  
1
Figure 20. Typical Application  
A 0.01-μF to 0.1-μF ceramic bypass capacitor between IN and GND, close to the device, is recommended.  
Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy.  
This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the  
output with a 0.01-μF to 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients.  
OVERCURRENT  
A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not  
increase the series resistance of the current path. When an overcurrent condition is detected, the device  
maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only  
if the fault is present long enough to activate thermal limiting.  
Three possible overload conditions can occur. In the first condition, the output has been shorted before the  
device is enabled or before VI(IN) has been applied (see Figure 6). The TPS206x senses the short and  
immediately switches into a constant-current output.  
In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload  
occurs, high currents may flow for a short period of time before the current-limit circuit can react (see Figure 8).  
After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into  
constant-current mode.  
In the third condition, the load has been gradually increased beyond the recommended operating current. The  
current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is  
exceeded. The TPS206x is capable of delivering current up to the current-limit threshold without damaging the  
device. Once the threshold has been reached, the device switches into its constant-current mode.  
OC RESPONSE  
The OCx open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition  
is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or  
overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a  
momentary overcurrent condition; however, no false reporting on OCx occurs due to the 10-ms deglitch circuit.  
The TPS206x is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates  
the need for external components to remove unwanted pulses. OCx is not deglitched when the switch is turned  
off due to an overtemperature shutdown.  
Copyright © 20052011, Texas Instruments Incorporated  
13  
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
V+  
R
pullup  
TPS2060  
GND  
OC1  
OUT1  
OUT2  
OC2  
IN  
EN1  
EN2  
Figure 21. Typical Circuit for the OC Pin  
POWER DISSIPATION AND JUNCTION TEMPERATURE  
The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large  
currents. The thermal resistance of these packages are high compared to those of power packages; it is good  
design practice to check power dissipation and junction temperature. Begin by determining the rDS(on) of the  
N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the  
highest operating ambient temperature of interest and read rDS(on) from Figure 16. Using this value, the power  
dissipation per switch can be calculated by:  
PD = rDS(on) × I2  
Multiply this number by the number of switches being used. This step renders the total power dissipation from  
the N-channel MOSFETs.  
Finally, calculate the junction temperature:  
TJ = PD × RθJA + TA  
Where:  
TA= Ambient temperature °C  
RθJA = Thermal resistance  
PD = Total power dissipation based on number of switches being used.  
Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees,  
repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally  
sufficient to get a reasonable answer.  
THERMAL PROTECTION  
Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for  
extended periods of time. The TPS206x implements a thermal sensing to monitor the operating junction  
temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature  
rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to  
overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power  
switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled  
approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or  
input power is removed. The OCx open-drain output is asserted (active low) when an overtemperature shutdown  
or overcurrent occurs.  
UNDERVOLTAGE LOCKOUT (UVLO)  
An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input  
voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of  
hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The  
UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the  
switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and  
voltage overshoots.  
14  
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
UNIVERSAL SERIAL BUS (USB) APPLICATIONS  
The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-  
to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB  
interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for  
differential data, and two lines are provided for 5-V power distribution.  
USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power  
is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V  
from the 5-V input or its own internal power supply.  
The USB specification defines the following five classes of devices, each differentiated by power-consumption  
requirements:  
Hosts/self-powered hubs (SPH)  
Bus-powered hubs (BPH)  
Low-power, bus-powered functions  
High-power, bus-powered functions  
Self-powered functions  
SPHs and BPHs distribute data and power to downstream functions. The TPS206x has higher current capability  
than required by one USB port; so, it can be used on the host side and supplies power to multiple downstream  
ports or functions.  
HOST/SELF-POWERED AND BUS-POWERED HUBS  
Hosts and SPHs have a local power supply that powers the embedded functions and the downstream ports (see  
Figure 22). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream  
connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection  
and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers,  
and stand-alone hubs.  
Copyright © 20052011, Texas Instruments Incorporated  
15  
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
Downstream  
USB Ports  
D+  
D−  
V
BUS  
0.1 µF  
0.1 µF  
0.1 µF  
22 µF  
22 µF  
22 µF  
GND  
D+  
D−  
V
BUS  
GND  
Power Supply  
3.3 V  
5 V  
D+  
D−  
TPS2060  
2
8
IN  
7
V
BUS  
OUT1  
0.1 µF  
GND  
OC1  
EN1  
OC2  
EN2  
3
5
USB  
Controller  
D+  
D−  
4
6
V
BUS  
OUT2  
0.1 µF  
2 µF  
GND  
GND  
1
D+  
D−  
V
BUS  
0.1 µF  
22 µF  
GND  
D+  
D−  
V
BUS  
0.1 µF  
22 µF  
GND  
Figure 22. Typical Six-Port USB Host/Self-Powered Hub  
BPHs obtain all power from upstream ports and often contain an embedded function. The hubs are required to  
power up with less than one unit load. The BPH usually has one embedded function, and power is always  
available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up,  
the power to the embedded function may need to be kept off until enumeration is completed. This can be  
accomplished by removing power or by shutting off the clock to the embedded function. Power switching the  
embedded function is not necessary if the aggregate power draw for the function and controller is less than one  
unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the  
embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.  
16  
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS  
Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power  
functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can  
draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω  
and 10 μF at power up, the device must implement inrush current limiting (see Figure 23). With TPS206x, the  
internal functions could draw more than 500 mA, which fits the needs of some applications such as motor driving  
circuits.  
Power Supply  
D+  
D−  
3.3 V  
TPS2060  
2
8
IN  
V
BUS  
7
10 µF  
0.1 µF  
Internal  
Function  
OUT1  
GND  
0.1 µF  
10 µF  
OC1  
EN1  
OC2  
EN2  
3
5
USB  
Control  
6
4
OUT2  
GND  
Internal  
Function  
0.1 µF  
10 µF  
1
Figure 23. High-Power Bus-Powered Function  
USB POWER-DISTRIBUTION REQUIREMENTS  
USB can be implemented in several ways, and, regardless of the type of USB device being developed, several  
power-distribution features must be implemented.  
Hosts/SPHs must:  
Current-limit downstream ports  
Report overcurrent conditions on USB VBUS  
BPHs must:  
Enable/disable power to downstream ports  
Power up at <100 mA  
Limit inrush current (<44 and 10 μF)  
Functions must:  
Limit inrush currents  
Power up at <100 mA  
The feature set of the TPS206x allows them to meet each of these requirements. The integrated current-limiting  
and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise  
times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for  
bus-powered functions (see Figure 24).  
Copyright © 20052011, Texas Instruments Incorporated  
17  
 
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
TUSB2040  
Hub Controller  
SN75240  
BUSPWR  
Tie to TPS2041 EN Input  
Downstream  
Ports  
Upstream  
Port  
A
B
C
D
GANGED  
DP1  
DM1  
D +  
D −  
DP0  
DM0  
D +  
D −  
Ferrite Beads  
A
B
C
D
GND  
5 V  
GND  
SN75240  
DP2  
DM2  
TPS2041B  
OC EN  
IN OUT  
1 µF  
33 µF  
5-V Power  
Supply  
DP3  
DM3  
5 V  
D +  
D −  
A
B
C
D
Ferrite Beads  
TPS76333  
IN  
SN75240  
GND  
DP4  
DM4  
0.1 µF  
4.7 µF  
V
CC  
3.3 V  
GND  
5 V  
4.7 µF  
TPS2060  
PWRON1  
GND  
EN1  
OC1  
OUT1  
OUT2  
33 µF  
OVRCUR1  
PWRON2  
OVRCUR2  
48-MHz  
Crystal  
EN2  
OC2  
XTAL1  
XTAL2  
D +  
D −  
IN  
0.1 µF  
Ferrite Beads  
Tuning  
Circuit  
GND  
5 V  
OCSOFF  
GND  
33 µF  
D +  
D −  
Ferrite Beads  
GND  
5 V  
33 µF  
USB rev 1.1 requires 120 µF per hub.  
Figure 24. Hybrid Self / Bus-Powered Hub Implementation  
GENERIC HOT-PLUG APPLICATIONS  
In many applications it may be necessary to remove modules or pc boards while the main unit is still operating.  
These are considered hot-plug applications. Such implementations require the control of current surges seen by  
the main power supply and the card being inserted. The most effective way to control these surges is to limit and  
slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply  
normally turns on. Due to the controlled rise times and fall times of the TPS206x, these devices can be used to  
provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS206x  
also ensures that the switch is off after the card has been removed, and that the switch is off during the next  
insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or  
module.  
18  
Copyright © 20052011, Texas Instruments Incorporated  
TPS2060, TPS2064  
TPS2068, TPS2069  
www.ti.com  
SLVS553K MARCH 2005REVISED MAY 2011  
PC Board  
TPS2060  
Power  
Supply  
Block of  
Circuitry  
OC1  
GND  
2.7 V to 5.5 V  
IN  
OUT1  
OUT2  
0.1 µF  
EN1  
EN2  
1000 µF  
Optimum  
OC2  
Block of  
Circuitry  
Overcurrent Response  
Figure 25. Typical Hot-Plug Implementation  
By placing the TPS206x between the VCC input and the rest of the circuitry, the input power reaches these  
devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage  
ramp at the output of the device. This implementation controls system surge currents and provides a  
hot-plugging mechanism for any device.  
DETAILED DESCRIPTION  
Power Switch  
The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the  
power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a  
minimum current of 1.5 A.  
Charge Pump  
An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate  
of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires  
little supply current.  
Driver  
The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated  
electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall  
times of the output voltage.  
Enable (ENx)  
The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce  
the supply current. The supply current is reduced to less than 1 μA when a logic high is present on ENx, or when  
a logic low is present on ENx. A logic zero input on ENx, or a logic high input on ENx restores bias to the drive  
and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic  
levels.  
Overcurrent (OCx)  
The OCx open-drain output is asserted (active low) when an overcurrent or overtemperature condition is  
encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A  
10-ms deglitch circuit prevents the OCx signal from oscillation or false triggering. If an overtemperature shutdown  
occurs, the OCx is asserted instantaneously.  
Copyright © 20052011, Texas Instruments Incorporated  
19  
TPS2060, TPS2064  
TPS2068, TPS2069  
SLVS553K MARCH 2005REVISED MAY 2011  
www.ti.com  
Current Sense  
A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than  
conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry  
sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its  
saturation region, which switches the output into a constant-current mode and holds the current constant while  
varying the voltage on the load.  
Thermal Sense  
The TPS206x implements a thermal sensing to monitor the operating temperature of the power distribution  
switch. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises  
to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch,  
thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has  
cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the  
fault is removed. The open-drain false reporting output (OCx) is asserted (active low) when an overtemperature  
shutdown or overcurrent occurs.  
Undervoltage Lockout  
A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control  
signal turns off the power switch.  
20  
Copyright © 20052011, Texas Instruments Incorporated  
PACKAGE OPTION ADDENDUM  
www.ti.com  
11-Apr-2013  
PACKAGING INFORMATION  
Orderable Device  
TPS2060DGN  
Status Package Type Package Pins Package  
Eco Plan Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
0 to 70  
Top-Side Markings  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4)  
ACTIVE  
MSOP-  
PowerPAD  
DGN  
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
80  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-2-260C-1 YEAR  
Level-2-260C-1 YEAR  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
2060  
TPS2060DGNG4  
TPS2060DGNR  
TPS2060DGNRG4  
TPS2060DRBR  
TPS2060DRBT  
TPS2064DGN  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
MSOP-  
PowerPAD  
DGN  
DGN  
DGN  
DRB  
DRB  
DGN  
DGN  
DGN  
DGN  
DRB  
DRB  
D
80  
2500  
2500  
3000  
250  
80  
Green (RoHS  
& no Sb/Br)  
0 to 70  
2060  
2060  
2060  
2060  
2060  
2064  
2064  
2064  
2064  
2064  
2064  
2068  
2068  
2068  
2068  
2068  
MSOP-  
PowerPAD  
Green (RoHS  
& no Sb/Br)  
0 to 70  
MSOP-  
PowerPAD  
Green (RoHS  
& no Sb/Br)  
0 to 70  
SON  
Green (RoHS  
& no Sb/Br)  
0 to 70  
SON  
Green (RoHS  
& no Sb/Br)  
0 to 70  
MSOP-  
PowerPAD  
Green (RoHS  
& no Sb/Br)  
0 to 70  
TPS2064DGNG4  
TPS2064DGNR  
TPS2064DGNRG4  
TPS2064DRBR  
TPS2064DRBT  
TPS2068D  
MSOP-  
PowerPAD  
80  
Green (RoHS  
& no Sb/Br)  
0 to 70  
MSOP-  
PowerPAD  
2500  
2500  
3000  
250  
75  
Green (RoHS  
& no Sb/Br)  
0 to 70  
MSOP-  
PowerPAD  
Green (RoHS  
& no Sb/Br)  
0 to 70  
SON  
SON  
SOIC  
SOIC  
Green (RoHS  
& no Sb/Br)  
0 to 70  
Green (RoHS  
& no Sb/Br)  
0 to 70  
Green (RoHS  
& no Sb/Br)  
0 to 70  
TPS2068DG4  
D
75  
Green (RoHS  
& no Sb/Br)  
0 to 70  
TPS2068DGN  
MSOP-  
PowerPAD  
DGN  
DGN  
DGN  
80  
Green (RoHS  
& no Sb/Br)  
-40 to 85  
-40 to 85  
-40 to 85  
TPS2068DGNG4  
TPS2068DGNR  
MSOP-  
PowerPAD  
80  
Green (RoHS  
& no Sb/Br)  
MSOP-  
2500  
Green (RoHS  
& no Sb/Br)  
PowerPAD  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
11-Apr-2013  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
-40 to 85  
0 to 70  
Top-Side Markings  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4)  
TPS2068DGNRG4  
TPS2068DR  
ACTIVE  
MSOP-  
PowerPAD  
DGN  
8
8
8
8
8
8
8
2500  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
Level-1-260C-UNLIM  
Level-2-260C-1 YEAR  
Level-2-260C-1 YEAR  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
2068  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SOIC  
D
2500  
2500  
80  
Green (RoHS  
& no Sb/Br)  
2068  
2068  
2069  
2069  
2069  
2069  
TPS2068DRG4  
TPS2069DGN  
SOIC  
D
Green (RoHS  
& no Sb/Br)  
0 to 70  
MSOP-  
PowerPAD  
DGN  
DGN  
DGN  
DGN  
Green (RoHS  
& no Sb/Br)  
-40 to 85  
-40 to 85  
-40 to 85  
-40 to 85  
TPS2069DGNG4  
TPS2069DGNR  
TPS2069DGNRG4  
MSOP-  
PowerPAD  
80  
Green (RoHS  
& no Sb/Br)  
MSOP-  
PowerPAD  
2500  
2500  
Green (RoHS  
& no Sb/Br)  
MSOP-  
Green (RoHS  
& no Sb/Br)  
PowerPAD  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4)  
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a  
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.  
Addendum-Page 2  
PACKAGE OPTION ADDENDUM  
www.ti.com  
11-Apr-2013  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
OTHER QUALIFIED VERSIONS OF TPS2068 :  
Automotive: TPS2068-Q1  
NOTE: Qualified Version Definitions:  
Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects  
Addendum-Page 3  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
16-Aug-2013  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
TPS2060DGNR  
MSOP-  
Power  
PAD  
DGN  
8
2500  
330.0  
12.4  
5.3  
3.3  
1.3  
8.0  
12.0  
Q1  
TPS2060DRBR  
TPS2060DRBT  
TPS2064DGNR  
SON  
SON  
DRB  
DRB  
DGN  
8
8
8
3000  
250  
330.0  
180.0  
330.0  
12.4  
12.4  
12.4  
3.3  
3.3  
5.3  
3.3  
3.3  
3.3  
1.0  
1.0  
1.3  
8.0  
8.0  
8.0  
12.0  
12.0  
12.0  
Q2  
Q2  
Q1  
MSOP-  
Power  
PAD  
2500  
TPS2064DGNR  
MSOP-  
Power  
PAD  
DGN  
8
2500  
330.0  
12.4  
5.3  
3.4  
1.4  
8.0  
12.0  
Q1  
TPS2064DRBR  
TPS2064DRBT  
TPS2068DGNR  
SON  
SON  
DRB  
DRB  
DGN  
8
8
8
3000  
250  
330.0  
180.0  
330.0  
12.4  
12.4  
12.4  
3.3  
3.3  
5.3  
3.3  
3.3  
3.4  
1.0  
1.0  
1.4  
8.0  
8.0  
8.0  
12.0  
12.0  
12.0  
Q2  
Q2  
Q1  
MSOP-  
Power  
PAD  
2500  
TPS2068DGNR  
MSOP-  
Power  
PAD  
DGN  
8
2500  
330.0  
12.4  
5.3  
3.3  
1.3  
8.0  
12.0  
Q1  
TPS2068DR  
SOIC  
D
8
8
2500  
2500  
330.0  
330.0  
12.4  
12.4  
6.4  
5.3  
5.2  
3.4  
2.1  
1.4  
8.0  
8.0  
12.0  
12.0  
Q1  
Q1  
TPS2069DGNR  
MSOP-  
DGN  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
16-Aug-2013  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
Power  
PAD  
TPS2069DGNR  
MSOP-  
Power  
PAD  
DGN  
8
2500  
330.0  
12.4  
5.3  
3.3  
1.3  
8.0  
12.0  
Q1  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SPQ  
Length (mm) Width (mm) Height (mm)  
TPS2060DGNR  
TPS2060DRBR  
TPS2060DRBT  
TPS2064DGNR  
TPS2064DGNR  
TPS2064DRBR  
TPS2064DRBT  
TPS2068DGNR  
TPS2068DGNR  
TPS2068DR  
MSOP-PowerPAD  
SON  
DGN  
DRB  
DRB  
DGN  
DGN  
DRB  
DRB  
DGN  
DGN  
D
8
8
8
8
8
8
8
8
8
8
8
8
2500  
3000  
250  
346.0  
346.0  
203.0  
346.0  
364.0  
346.0  
203.0  
364.0  
346.0  
533.4  
364.0  
346.0  
346.0  
346.0  
203.0  
346.0  
364.0  
346.0  
203.0  
364.0  
346.0  
186.0  
364.0  
346.0  
35.0  
35.0  
35.0  
35.0  
27.0  
35.0  
35.0  
27.0  
35.0  
36.0  
27.0  
35.0  
SON  
MSOP-PowerPAD  
MSOP-PowerPAD  
SON  
2500  
2500  
3000  
250  
SON  
MSOP-PowerPAD  
MSOP-PowerPAD  
SOIC  
2500  
2500  
2500  
2500  
2500  
TPS2069DGNR  
TPS2069DGNR  
MSOP-PowerPAD  
MSOP-PowerPAD  
DGN  
DGN  
Pack Materials-Page 2  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest  
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale  
supplied at the time of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of  
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.  
Products  
Applications  
Audio  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
Medical  
Logic  
Security  
www.ti.com/security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense  
Video and Imaging  
www.ti.com/space-avionics-defense  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/omap  
OMAP Applications Processors  
Wireless Connectivity  
TI E2E Community  
e2e.ti.com  
www.ti.com/wirelessconnectivity  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2013, Texas Instruments Incorporated  

相关型号:

TPS2060DRBR

Dual 1.5A, active-low, current-limited, power distribution switch 8-SON 0 to 70
TI

TPS2060DRBT

低电平有效且具有反向阻断功能的双通道、1.5A 负载、2.7-5.5V、70mΩ USB 电源开关 | DRB | 8 | 0 to 70
TI

TPS2060_07

CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES
TI

TPS2060_14

CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES
TI

TPS2061

CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES
TI

TPS2061C

低电平有效且具有输出放电和反向阻断功能的 1A 负载、4.5-5.5V、86mΩ USB 电源开关
TI

TPS2061CDBVR

Current-Limited, Power-Distribution Switches
TI

TPS2061CDBVT

1.0A, 4.5-5.5V USB power switch, active-low enable, output discharge 5-SOT-23 -40 to 85
TI

TPS2061CDGN

低电平有效且具有输出放电和反向阻断功能的 1A 负载、4.5-5.5V、86mΩ USB 电源开关 | DGN | 8 | -40 to 125
TI

TPS2061CDGNR

Current-Limited, Power-Distribution Switches
TI

TPS2061D

CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES
TI

TPS2061DBV

CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES
TI