TPS2158 [TI]
3.3-V LDO AND DUAL SWITCH FOR USB PERIPHERAL POWER MANAGEMENT; 3.3 -V LDO和双开关， USB外围设备的电源管理
| 型号： | TPS2158 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 3.3-V LDO AND DUAL SWITCH FOR USB PERIPHERAL POWER MANAGEMENT |
| 文件： | 总19页 (文件大小：273K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TPS2148
TPS2158
SLVS373 – AUGUST 2001
3.3-V LDO AND DUAL SWITCH
FOR USB PERIPHERAL POWER MANAGEMENT
FEATURES
DESCRIPTION
Complete Power Management Solution for
USB Bus-Powered Peripherals
The TPS2148 incorporates two power distribution
switches and an LDO in one small package, providing
a USB peripheral power management solution that
saves up to 60% in board space over typical
implementations.
3.3-V 200 mA Low-Dropout Voltage Regulator
With Enable
3.3-V 340-mΩ (Typ) High-Side MOSFET
5-V 340-mΩ (Typ) High-Side MOSFET
The TPS2148 meets USB 2.0 bus-powered peripheral
requirements. An integrated LDO regulates the 5-V bus
power down to 3.3 V for the USB controller, and a
MOSFET switch that is internally connected to the
output of the LDO simplifies meeting the suspend and
enumeration current requirements imposed by the USB
specification.
Independent Thermal- and Short-Circuit
Protection for LDO and Each Switch
2.9-V to 5.5-V Operating Range
CMOS- and TTL-Compatible Enable Inputs
75-µA (Typ) Supply Current
Available in 8-Pin MSOP (PowerPAD )
–40°C to 85°C Ambient Temperature Range
A second switch is available to support a downstream
port, stage power to a second voltage regulator, or
disable power to selected circuitry in power-save
modes.
APPLICATIONS
Each power-distribution switch is capable of supplying
200 mA of continuous current, and the independent
logic enables are compatible with 5-V logic and 3-V
logic. The switches and the LDO are designed with
controlled rise times and fall times to minimize current
surges.
USB Peripherals
– Digital Cameras
– Zip Drives
– Speakers and Headsets
The TPS2148 has active-low enables while the
TPS2158 has active-high enables.
LDO and dual switch family selection guide and schematics
TPS2149/59
MSOP–8
TPS2148/58
MSOP–8
TPS2145/55
TSSOP–14
TPS2147/57
MSOP–10
LDO_OUT
LDO_ADJ
VIN/SW1
VIN
LDO
LDO_OUT
VIN/SW1
LDO_EN
VIN/SW1
LDO_OUT
LDO_OUT
LDO
LDO
LDO
LDO_EN
EN2
OC1
OC1
OUT2
OUT1
OC
OUT1
OUT1
EN1
EN1
EN1
OUT1
OUT2
OUT2
OC2
OUT2
OC2
SW2
SW2
EN1
GND
EN2
GND
EN2
EN2
GND
GND
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 2001, Texas Instruments Incorporated
1
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
AVAILABLE OPTIONS
PACKAGED DEVICES
PACKAGE
AND PIN
COUNT
T
A
DESCRIPTION
ACTIVE LOW
ACTIVE HIGH
(SWITCH)
(SWITCH)
TPS2145IPWP
TPS2147IDGQ
Adjustable LDO with LDO enable
3.3-V fixed LDO
TSSOP-14
MSOP-10
TPS2155IPWP
TPS2157IDGQ
–40°C to 85°C
3.3-V Fixed LDO with LDO enable and LDO output
switch
MSOP-8
MSOP-8
TPS2148IDGN
TPS2149IDGN
TPS2158IDGN
TPS2159IDGN
3.3-V Fixed LDO, shared input with switches
NOTE: All options available taped and reeled. Add an R suffix (e.g. TPS2145IPWPR)
TPS2148, TPS2158
MSOP (DGN) PACKAGE
(TOP VIEW)
†
†
EN1
EN2
OUT1
VIN/SWIN1
LDO_OUT
OUT2
8
7
6
5
1
2
3
4
LDO_EN
GND
†
Pins 7 and 8 are active high for TPS2158.
†
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Input voltage range: V
Output voltage range: V
Continuous output current, I
, V
, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Internally limited
I(VIN/SWIN1) I(ENx) I(LDO_EN)
, V
, V
O(OUTx) O(LDO_OUT) O(OCx)
, I
O(OUT) O(LDO_OUT)
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating virtual-junction temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 110°C
J
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Electrostatic discharge (ESD) protection: Human body model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 kV
Charged device model (CDM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 kV
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltages are with respect to GND.
‡
DISSIPATION RATING TABLE
T
≤ 25°C
DERATING FACTOR
T
= 70°C
T = 85°C
A
A
A
PACKAGE
POWER RATING
ABOVE T = 25°C
POWER RATING POWER RATING
A
MSOP8
1455.5 mW
17.1 mW/°C
684.9 mW 428.08 mW
2
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
recommended operating conditions
MIN
2.9
0
MAX
5.5
UNIT
V
V
V
I(VIN/SWIN1)
Input voltage
5.5
V
I(ENx)
0
5.5
I(LDO_EN)
LDO_OUT
200
150
550
400
100
Continuous output current, I
mA
O
OUT1, OUT2
LDO_OUT
275
200
–40
Output current limit, I
mA
O(LMT)
OUT1, OUT2
Operating virtual-junction temperature range, T
°C
J
electrical characteristics over recommended operating junction-temperature range,
2.9 V ≤ V
≤ 5.5 V, T = –40°C to 100°C (unless otherwise noted)
I(VIN/SWIN1)
J
general
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V
V
V
V
= 5 V (inactive),
I(ENx)
= 0 V (inactive),
I(LDO_EN)
Off-state supply current
Forward leakage current
20
µA
= no load,
O(LDO_OUT)
= no load
O(OUTx)
V
V
V
V
= 5 V (inactive),
I(ENx)
I(LDO_EN)
O(LDO_OUT)
O(OUTx)
V
V
= 5 V
I(VIN/SWIN1)
= 0 V (inactive),
= 0 V,
= 0 V
1
µA
(measured from outputs to
ground)
V
V
= 5 V (active),
= 0 V (inactive),
= 5 V (active),
I(LDO_EN)
I(ENx)
150
100
100
µA
µA
µA
= on (active)
= 5 V,
I(VIN/SWIN1)
Total input current at VIN/SWIN1
and SWIN2
V
V
I(LDO_EN)
I(ENx)
No load on OUTx,
No load on LDO_OUT
I
I
= on (active)
V
V
I(LDO_EN)
I(ENx)
= off (inactive)
power switches
PARAMETER
TEST CONDITIONS
= 50 mA,
MIN
TYP
MAX
UNIT
I
O(LDO_OUT)
IOUT1 and IOUT2 = 150 mA, T = –40°C to 100°C
680
Static drain-source on-state
resistance, VIN/SWIN1 or
SWIN2 to OUTx
J
r
mΩ
DS(on)
I
= 50 mA,
O(LDO_OUT)
IOUT1 and IOUT2 = 150 mA, T = 25°C
340
J
V
V
= 5 V, V
= 0 V,
= 0 V,
= 0 V,
I(ENx)
I(ENx)
= 5 V
10
10
I(VIN/SWIN1)
Reverse leakage current at
OUTx
V
= 5 V,
V
= 5 V, V
I(ENx)
O(OUTx)
LDO_EN = don’t care
I(ENx)
= 2.9 V
I
I
µA
lkg(R)
V
I(VIN/SWIN1)
V
V
= 5 V, V
I(ENx)
I(VIN/SWIN1)
I(ENx)
= 0 V
10
Short circuit output current
OUTx connected to GND, device enabled into short circuit
0.2
0.4
A
OS
NOTE 1: Specified by design, not tested in production.
3
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
electrical characteristics over recommended operating junction-temperature range,
2.9 V ≤ V
≤ 5.5 V, T = –40°C to 100°C (unless otherwise noted)
I(VIN/SWIN1)
J
timing parameters, power switches
PARAMETER
TEST CONDITIONS
MIN
0.5
TYP
MAX
6
UNIT
C
C
C
C
C
C
C
C
= 100 µF
= 1 µF
L
L
L
L
L
L
L
L
t
t
t
t
Turnon time, OUTx switch, (see Note 1)
Turnoff time, OUTx switch (see Note 1)
Rise time, OUTx switch (see Note 1)
Fall time, OUTx switch (see Note 1)
R
R
R
R
= 33 Ω
= 33 Ω
= 33 Ω
= 33 Ω
on
off
r
L
L
L
L
0.1
3
= 100 µF
= 1 µF
5.5
10
2
ms
0.05
0.5
= 100 µF
= 1 µF
5
0.1
2
= 100 µF
= 1 µF
5.5
9
f
0.05
1.2
NOTE 1. Specified by design, not tested in production.
undervoltage lockout at VIN/SWIN1
PARAMETER
UVLO Threshold
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V
2.2
2.85
Hysteresis (see Note 1)
260
mV
µs
Deglitch (see Note 1)
50
NOTE 1. Specified by design, not tested in production.
undervoltage lockout at switch 2
PARAMETER
UVLO Threshold
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V
2.2
2.85
Hysteresis (see Note 1)
260
mV
µs
Deglitch (see Note 1)
50
NOTE 1. Specified by design, not tested in production.
4
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
electrical characteristics over recommended operating junction-temperature range,
2.9 V ≤ V ≤ 5.5 V, V = 0 V, V = 5 V, C = 10 µF,
I(VIN/SWIN1)
I(ENx)
I(LDO_EN)
L(LDO_OUT)
T = –40°C to 100°C (unless otherwise noted)
J
3.3 V LDO
†
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V
I
= 4.25 V to 5.25 V,
= 0.5 mA to 200 mA
I(VIN/SWIN1)
O(LDO_OUT)
V
O
Output voltage, dc
3.20
3.3
3.40
V
V
= 3.2 V, I = 200 mA, I
= 150
O(OUT)
I(VIN/SWIN1)
mA
O
Dropout voltage
0.35
0.1
V
V
= 4.25 V to 5.25 V, I
= 5
I(VIN/SWIN1)
mA
O(LDO_OUT)
Line regulation voltage (see Note 1)
Load regulation voltage (see Note 1)
Short-circuit current limit
%/V
V
=4.25V,I
=5mAto200
I(VIN/SWIN1)
mA
O(LDO_OUT)
0.4
0.33
10
1%
V
= 4.25 V, LDO_OUT connected to
I(VIN/SWIN1)
GND
I
I
0.275
0.55
A
OS
V
V
= 3.3 V, V
= 5.5 V, V
= 0 V,
O(LDO_OUT)
I(LDO_EN)
I(VIN/SWIN1)
I(VIN/SWIN1)
µA
µA
= 0 V
Reverse leakage current into
LDO_OUT
lkg(R)
V
V
= 2.7 V,
O(LDO_OUT)
I(LDO_EN)
10
= 0 V
f = 1 kHz, C
= 4.7µF, ESR = 0.25 Ω, I =
O
L(LDO_OUT)
Power supply rejection
50
dB
ms
ms
ms
5 mA, V
= 100 mV
I(VIN/SWIN1)p–p
Turnoff time, LDO_EN
transitioning low (see Note 1)
t
t
R
R
= 16 Ω, C
= 10 µF
= 10 µF
0.25
0.1
1
1
1
on
L
L
L(LDO_OUT)
L(LDO_OUT)
Turnon time, LDO_EN
transitioning high (see Note 1)
= 16 Ω, C
off
V
= 5 V, VIN ramping up from 10% to 90%
I(LDO_EN)
in 0.1 ms, R = 16 Ω, C
Ramp-up time, LDO_OUT (0% to 90%)
0.1
= 10 µF
L(LDO_OUT)
L
†
Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
NOTE 1. Specified by design, not tested in production.
5
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
electrical characteristics over recommended operating junction-temperature range,
2.9 V ≤ V
100°C (unless otherwise noted)
≤ 5.5 V, 2.9 V ≤ V
≤ 5.5 V, V
= 0 V, V
= 5 V, T = –40°C to
I(VIN/SWIN1)
I(SWIN2)
I(ENx)
I(LDO_EN) J
enable input, ENx (active low)
PARAMETER
TEST CONDITIONS
MIN
TYP
TYP
TYP
MAX
UNIT
V
V
V
High-level input voltage
Low-level input voltage
Input current, pullup (source)
2
IH
0.8
5
V
IL
I
I
V
V
V
= 0 V
µA
I(ENx)
enable input, ENx (active high)
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
V
V
V
High-level input voltage
Low-level input voltage
Input current, pulldown (sink)
2
IH
0.8
5
V
IL
I
I
= 5 V
µA
I(ENx)
enable input, LDO_EN (active high)
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
V
V
V
High-level input voltage
Low-level input voltage
2
IH
0.8
5
V
IL
I
I
Input current, pulldown
= 5 V
µA
µs
I(LDO_EN)
Falling-edge deglitch (see Note 1)
50
NOTE 1. Specified by design, not tested in production.
thermal shutdown characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
First thermal shutdown (shuts down switch or regulator
in overcurrent)
Occurs at or above specified temperature
when overcurrent is present.
120
110
155
Recovery from thermal shutdown
°C
Second thermal shutdown (shuts down all switches and Occurs on rising temperature, irrespective of
regulator)
overcurrent.
Second thermal shutdown hysteresis
10
6
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
TPS2148 functional block diagram
3.3 V / 200 mA
LDO
LDO_OUT
VIN/SWIN1
LDO_EN
CS
OUT2
Charge
Pump
Current
Limit
Driver
EN2
Thermal
Sense
OUT1
CS
Current
Limit
Driver
EN2
Thermal
Sense
GND
Terminal Functions
TERMINAL
NO.
I/O
DESCRIPTION
NAME
TPS2148 TPS2158
EN1
EN1
EN2
EN2
GND
8
I
I
Logic level enable to transfer power to OUT1
Logic level enable to transfer power to OUT2
8
7
7
5
6
3
1
4
2
5
6
3
1
4
2
Ground
LDO_EN
LDO_OUT
OUT1
I
Logic level LDO enable. Active high.
LDO output
O
O
Switch 1 output
OUT2
Switch 2 output
VIN/SWIN1
I
Input for LDO and switch 1; device supply voltage
7
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
detailed description
VIN/SWIN1
The VIN/SWIN1 serves as the input to the internal LDO and as the input to one N-channel MOSFET. The 3.3-V
LDO has a dropout voltage of 0.35 V and is rated for 200 mA of continuous current. The power switch is an
N-channel MOSFET with a maximum on-state resistance of 580 mΩ. Configured as a high-side switch, the
power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch is rated
at 150 mA, continuous current. VIN/SWIN1 must be connected to a voltage source for device operation.
OUTx
OUT1 and OUT2 are the outputs from the internal power-distribution switches.
LDO_OUT
LDO_OUT is the output of the internal 200-mA LDO. It is also the input to a second power switch. This power
switch in an N-channel MOSFET with a maximum on-state resistance of 580 mΩ. Configured as a high-side
switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch
is rated at 150 mA, continuous current.
LDO_EN
The active high input, LDO_EN, is used to enable the internal LDO and is compatible with TTL and CMOS logic.
enable (ENx, ENx)
The logic enable disables the power switch. Both switches have independent enables and are compatible with
both TTL and CMOS logic.
current sense
A sense FET monitors the current supplied to the load. Current is measured more efficiently by the sense FET
than by conventional resistance methods. When an overload or short circuit is encountered, the current-sense
circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power
FET into its saturation region, which switches the output into a constant-current mode and holds the current
constant while varying the voltage on the load.
thermal sense
A dual-threshold thermal trip is implemented to allow fully independent operation of the power distribution
switches. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature
rises to approximately 120°C, the internal thermal sense circuitry determines which power switch is in an
overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the
adjacent power switch. Because hysteresis is built into the thermal sense, the switch turns back on after the
device has cooled approximately 10 degrees. The switch continues to cycle off and on until the fault is removed.
undervoltage lockout
Avoltagesensecircuitmonitorstheinputvoltage. Whentheinputvoltageisbelowapproximately2.5V, acontrol
signal turns off the power switch.
50%
50%
V
I(ENx)
t
t
pd(off)
on
pd(on)
t
t
off
90%
10%
90%
10%
V
V
O(OUTx)
t
t
f
r
90%
10%
90%
10%
O(OUTx)
TIMING
Figure 1. Timing and Internal Voltage Regulator Transition Waveforms
8
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
TYPICAL CHARACTERISTICS
SWITCH TURNON DELAY AND RISE TIME
SWITCH TURNOFF DELAY AND FALL TIME
WITH 1-µF LOAD
WITH 1-µF LOAD
V
I(EN)
(5 V/div)
V
I(EN)
(5 V/div)
V
O(OUT)
(2 V/div)
V
O(OUT)
(2 V/div)
V = 5 V
V = 5 V
I
T
= 25°C
= 1 µF
= 25 Ω
T
= 25°C
= 1 µF
= 25 Ω
A
L
L
C
R
0
0.4 0.8 1.2 1.6
t – Time – ms
0
0.4 0.8 1.2 1.6
t – Time – ms
2
2.4 2.8 3.2 3.6 4.2
2
2.4 2.8 3.2 3.6 4.2
Figure 2
Figure 3
SWITCH TURNOFF DELAY AND FALL TIME
SWITCH TURNON DELAY AND RISE TIME
WITH 120-µF LOAD
WITH 120-µF LOAD
V
I(EN)
(5 V/div)
V
I(EN)
(5 V/div)
V
O(OUT)
(2 V/div)
V
O(OUT)
(2 V/div)
V = 5 V
V = 5 V
I
T
= 25°C
= 120 µF
= 25 Ω
T
= 25°C
= 120 µF
= 25 Ω
A
L
L
C
R
0
4
8
12 16 20 24 28 32 36 40
t – Time – ms
0
2
4
6
8
10 12 14 16 18 20
t – Time – ms
Figure 4
Figure 5
9
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
TYPICAL CHARACTERISTICS
SHORT-CIRCUIT CURRENT, SWITCH
ENABLED INTO A SHORT
LDO TURNON DELAY AND RISE TIME
WITH 4.7-µF LOAD
V = 5 V
I
A
T
= 25°C
= 4.7 µF
= 13.2 Ω
C
R
V
L
L
I(EN)
(5 V/div)
V
I(LDO_EN)
(5 V/div)
V
O(LDO_OUT)
(1 V/div
I
O(OUT)
(100 mA/div)
0
1
2
3
4
5
6
7
8
9
10
0
0.4 0.8 1.2 1.6
t – Time – ms
2
2.4 2.8 3.2 3.6 4.2
t – Time – ms
Figure 6
LINE TRANSIENT RESPONSE
LOAD TRANSIENT RESPONSE
I
O(LDO_OUT)
(200 mA/div)
5.25 V
V
I(VIN)
4.25 V
∆V
O(LDO_OUT)
∆V
O(LDO_OUT)
(0.05 V/div)
(100 mV/div)
T
C
= 25°C
A
T
C
= 25°C
A
= 4.7 µF
L(LDO_OUT)
= 4.7 µF
L(LDO_OUT)
ESR = 1 Ω
ESR = 1 Ω
I
= 200 mA
O(LDO_OUT)
0
100 200 300 400
0
100 200 300 400
500 600 700 800 900
1000
500 600 700 800 900 1000
t – Time – µs
t – Time – µs
Figure 9
Figure 8
10
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
TYPICAL CHARACTERISTICS
SUPPLY CURRENT
SUPPLY CURRENT
vs
vs
JUNCTION TEMPERATURE
SUPPLY VOLTAGE
140
120
100
80
140
120
100
80
60
60
40
20
0
40
20
0
–40
–20
0
T
20
40
60
80
100
2.5
3
3.5
– Supply Voltage – V
CC
4
4.5
5
5.5
– Temperature – °C
V
J
Figure 10
Figure 11
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
vs
JUNCTION TEMPERATURE
SUPPLY VOLTAGE
0.6
0.38
0.55
0.5
0.37
0.36
0.35
0.34
0.33
0.32
0.45
0.4
SW1
SW1
SW2
0.35
0.3
SW2
0.25
0.2
0.31
0.3
0.15
0.1
–40 –20
0
20
40
60
80
100
2.5
3
3.5
CC
4
4.5
5
5.5
T
J
– Junction Temperature – °C
V
– Supply Voltage
Figure 12
Figure 13
11
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
TYPICAL CHARACTERISTICS
SHORT CIRCUIT CURRENT
SHORT CIRCUIT CURRENT
vs
vs
JUNCTION TEMPERATURE
SUPPLY VOLTAGE
400
380
400
380
360
340
320
300
280
260
240
360
340
320
300
280
260
240
SW1
SW2
SW1
SW2
220
200
220
200
–40
–20
0
20
40
60
80
100
2.5
3
3.5
V – Supply Voltage
CC
4
4.5
5
5.5
T
J
– Free-Air Temperature – °C
Figure 14
Figure 15
UNDERVOLTAGE LOCKOUT
vs
JUNCTION TEMPERATURE
2.9
2.8
2.7
2.6
2.5
2.4
2.3
2.2
2.1
Rising
Falling
–40 –25 –10
5
20 35 50 65 80 95 110
T
J
– Junction Temperature – °C
Figure 16
12
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
APPLICATION INFORMATION
Upstream Data Port
D+
1.5 kΩ
5-V
Circuitry
USB
Function
Controller
D–
GND
TPS2148
3.3 V
LDO
5 V
4.7 µF
0.1 µF
10 µF
0.1 µF
3.3 V Circuitry
Figure 17. Example of a Peripheral Design With TPS2148
external capacitor requirements on power lines
A ceramic bypass capacitor (0.01-µF to 0.1-µF) between VIN/SWIN1 and GND, close to the device, is
recommended to improve load transient response and noise rejection.
A bulk capacitor (4.7-µF ) between VIN/SWIN1 and GND is also recommended, especially if load transients in
the hundreds of milliamps with fast rise times are anticipated.
A 66-µF bulk capacitor is recommended from OUTx to ground, especially when the output load is heavy. This
precaution helps reduce transients seen on the power rails. Additionally, bypassing the outputs with a 0.1-µF
ceramic capacitor improves the immunity of the device to short-circuit transients.
LDO output capacitor requirements
Stabilizing the internal control loop requires an output capacitor connected between LDO_OUT and GND. The
minimum recommended capacitance is a 4.7 µF with an ESR value between 200 mΩ and 10 Ω. Solid tantalum
electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the
ESR requirements.
overcurrent
A sense FET is used to measure current through the device. Unlike current-sense resistors, sense FETs do not
increase the series resistance of the current path. When an overcurrent condition is detected, the device
maintains a constant output current. Complete shut down occurs only if the fault is present long enough to
activate thermal limiting.
Three possible overload conditions can occur. In the first condition, the output is shorted before the device is
enabledorbeforeVINhasbeenapplied. TheTPS2148andTPS2158sensetheshortandimmediatelyswitches
to a constant-current output.
In the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high
currents may flow for a very short time before the current-limit circuit can react. After the current-limit circuit has
tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.
In the third condition, the load has been gradually increased beyond the recommended operating current. The
current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is
exceeded. TheTPS2148andTPS2158arecapableofdeliveringcurrentuptothecurrent-limitthresholdwithout
damagingthedevice. Oncethethresholdhasbeenreached, thedeviceswitchesintoitsconstant-currentmode.
13
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
APPLICATION INFORMATION
power dissipation and junction temperature
The main source of power dissipation for the TPS2148 and TPS2158 comes from the internal voltage regulator
and the N-channel MOSFETs. Checking the power dissipation and junction temperature is always a good
designpracticeanditstartswithdeterminingther
oftheN-channelMOSFETaccordingtotheinputvoltage
(on)
DS
and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and
read r from the graphs shown in the Typical Characteristics section of this data sheet. Using this value,
(on)
DS
the power dissipation per switch can be calculated using:
2
P
r
I
D
DS(on)
(1)
(2)
Multiply this number by two to get the total power dissipation coming from the N-channel MOSFETs.
The power dissipation for the internal voltage regulator is calculated using:
P
V –V
I
D
I
O(min)
O
The total power dissipation for the device becomes:
P
P
2
P
D(total)
D(voltage regulator)
Finally, calculate the junction temperature:
D(switch)
(3)
(4)
T
P
R
T
J
D
JA
A
Where:
T = Ambient Temperature °C
A
R
= Thermal resistance °C/W, equal to inverting the derating factor found on the power
θJA
dissipation table in this datasheet.
Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees,
repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally
sufficient to get a reasonable answer.
14
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
APPLICATION INFORMATION
thermal protection
Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for
extended periods of time. The faults force the TPS2148 and TPS2158 into constant-current mode at first, which
causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across
the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high
levels.
The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the
thermal sense circuit, and after the device has cooled approximately 10 degrees, the switch turns back on. The
switch continues to cycle in this manner until the load fault or input power is removed.
The TPS2148 and TPS2158 implement a dual thermal trip to allow fully independent operation of the power
distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die
temperature rises to approximately 120°C, the internal thermal sense circuitry checks which power switch is
in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation
of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 120°C and reach
155°C, the device will turn off.
undervoltage lockout (UVLO)
An undervoltage lockout ensures that the device (LDO and switches) is in the off state at power up. The UVLO
will also keep the device from being turned on until the power supply has reached the start threshold (see
undervoltage lockout table), even if the switches are enabled. The UVLO will also be activated whenever the
input voltage falls below the stop threshold as defined in the undervoltage lockout table. This facilitates the
design of hot-insertion systems where it is not possible to turn off the power switches before input power is
removed. Upon reinsertion, the power switches will be turned on with a controlled rise time to reduce EMI and
voltage overshoots.
universal serial bus (USB) applications
The universal serial bus (USB) interface is a multiplexed serial bus operating at either 12 Mb/s, or 1.5 Mb/s for
USB 1.1, or 480 Mb/s for USB 2.0. The USB interface is designed to accommodate the bandwidth required by
PC peripherals such as keyboards, printers, scanners, and mice. The four-wire USB interface was conceived
for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two
lines are provided for 5-V power distribution.
USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power
is distributed through more than one hub or across long cables. Each function must provide its own regulated
3.3 V from the 5-V input or its own internal power supply.
The USB specification defines the following five classes of devices, each differentiated by power-consumption
requirements:
•
•
•
•
•
Hosts/self-powered hubs (SPH)
Bus-powered hubs (BPH)
Low-power, bus-powered functions
High-power, bus-powered functions
Self-powered functions
The TPS2148 and TPS2158 are well suited for USB peripheral applications.
15
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
APPLICATION INFORMATION
USB power distribution requirements
USB can be implemented in several ways, and, regardless of the type of USB device being developed, several
power-distribution features must be implemented.
•
Hosts/self-powered hubs must:
–
–
Current-limit downstream ports
Report overcurrent conditions on USB V
BUS
Bus-powered hubs must:
–
–
–
Enable/disable power to downstream ports
Power up at <100 mA
Limit inrush current (<44 Ω and 10 µF)
Functions must:
–
–
Limit inrush currents
Power up at <100 mA
USB applications
Figure 17 shows the TPS2148 being used in a USB bus-powered peripheral design. The internal 3.3-V LDO
is used to provide power for the USB function controller as well as to the 1.5-kΩ pullup resistor.
Switch 1 provides power to the 5-V circuitry which is only enabled after enumeration is complete to ensure
meeting the 100-mA USB power up requirement. Switch 2 provides power to the 3.3-V circuitry. Switch 2 is also
enabled only after enumeration is complete to satisfy the 100 mA requirement.
16
www.ti.com
TPS2148
TPS2158
SLVS373 – AUGUST 2001
DGN (S-PDSO-G8)
PowerPAD PLASTIC SMALL-OUTLINE PACKAGE
0,38
0,25
0,65
M
0,25
8
5
Thermal Pad
(See Note D)
0,15 NOM
3,05
2,95
4,98
4,78
Gage Plane
0,25
0°–6°
1
4
0,69
0,41
3,05
2,95
Seating Plane
0,10
0,15
0,05
1,07 MAX
4073271/A 04/98
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions include mold flash or protrusions.
D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad.
This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-187
PowerPAD is a trademark of Texas Instruments.
17
www.ti.com
PACKAGE OPTION ADDENDUM
www.ti.com
18-Oct-2005
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
TPS2148IDGN
ACTIVE
MSOP-
Power
PAD
DGN
8
8
8
8
8
80 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
TPS2158IDGN
TPS2158IDGNG4
TPS2158IDGNR
TPS2158IDGNRG4
ACTIVE
ACTIVE
ACTIVE
ACTIVE
MSOP-
Power
PAD
DGN
DGN
DGN
DGN
80 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
MSOP-
Power
PAD
80 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
MSOP-
Power
PAD
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
MSOP-
Power
PAD
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS
&
no Sb/Br)
-
please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明